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PREFACE 
This report, based on an extensive and critical literature survey and the 
personal experience of the writers, has been compiled by the members of the Techieal 
Staff of General Telephone & Electronics Laboratories under the technical directis11 of 
Dr. Brian Dale. Mr. John Coulthard was the program manager and Mr. T ,  Fitzgerald 
acted a s  the key person. 
In addition to internal reports and documents, the inf~rrr~at ion upon which the 
report is founded has come from literature searches by our own libraries, the Defense 
Documentation Center, NASA Scientific and Technical Information Division, and per- 
sonal visits by several of the authors to companies actively engaged in bean? lead work. 
The authors wish to express their gratitude for the courtesy and cooperat io~~ extended 
them by the personnel of RCA, Sommerville, New Jersey, Bell Telephone Laboratories, 
Allentown, Pennsylvania, Motorola Semiconductor Products, Inc ., Phoenix, Arizona, 
and Texas Instruments, Dallas, Texas, during these visits. 
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BEAM LEAD TECHNOLOGY 
By T. W. Fitzgerald, K. Anderson, V. J. Barry, 
N. Cemiglia, J. Coulthard, J. DiMauro, 
H. J. Ramsey, and R. Touter 
GTE Laboratories, Incorporated 
SUMMARY 
Although the acceptance of the beam lead approach to microcircuit htercoa- 
nection since its introduction in 1964 has not been as widespread as early predictions 
would have it, nevertheless there has been considerable effort expended in its appld iea- 
tion and further development. It is the purpose of this paper to present the present 
status of the beam lead technology in the areas of Metallization Systems, Surface IFassi- 
vation, Processing, and Bonding. Additionally, there are sections concerned with the 
important subject of reliability, aud recommendations on the design considerations of 
the beams themselves. 
Much of the subsequent work has been concerned with the practical aspects of 
the method and, generally, few successful substitutions have been used for the original 
Titanium-Platinum-Gold metallization in combination with the silicon nitride surface 
passivation. 
A large effort has been expended in the study of bonding beam leads. Mmy 
techniques, mostly some form of thermocompression bonding, have been desreloped for 
bonding these devices to suitable substrates, and here again gold beams are preferred 
to those of other metals, including aluminum. The testing of these joints is not entirely 
satisfactory at this time owing to the lack of a suitable nondestructive test method,, 
While preliminary data on the reliability aspects are highly encouraghg, sdfi- 
cient information has not been accumulated to accurately establish the hierarchy of 
values between beam lead and other forms of flip-chip or standard flying wire intercon- 
nections. Many of the people actively involved in beam lead work anticipate, perhaps 
expectedly, that the reliability of beam leaded semiconductor devices with silicon un-8tride 
passivation will be at least equal to the best performance previously obtained in any high 
reliability device and without a hermetic package in the traditional sense. 
More recent developments have been concerned with the application of b e m  
leads to surface sensitive devices such as MOS transistors and insulated gate field effect 
transistors. 
INTRODUCTION 
While the beam lead approach is but one of several methods oi flip-chip tech- 
nology which have been developed in recent years, it i s  the purpose of this study to 
present a critical evaluation of the current developments in the beam lead technology, 
including device passivation and protection from hostile ambients. Discussed, in turn, 
are metallization systems and their performance and evaluation, substrates and their 
qualities as determined by geometry, bonding and thermal properties of beam lead 
devices, the present status of reliability information, and, finally, a section on the 
recommended mechanical design considerations for these devices. A complete dis- 
cussion of the processing used in the preparation of silicon nitride passivated beam 
lead devices is also included. The final section presents the conclusions drawn from 
the study and our recommendations as  to areas where additional developments ;are 
likely to be required. 
BEAM LEAD MATERIALS 
Metallurgical Systems 
Introduction. - Beam lead technology was originally developed by Lepseliter 
et al. (ref. 1) to improve the reliability of conventional wire-bonded silicorr p l a ~ ~ a r  
devices. Since the prime consideration, at that time, was the selection of a metallid:- 
zing system that would be compatible with silicon planar technology, practiealEy al of 
the beam leaded devices reported to date a r e  silicon planar devices ranging from silrrple 
discrete devices to con~plex arrays and integrated circuits. There have been, leowever, 
several attempts to modify the original beam lead metallurgy to make it con?patil;ibBe with 
other semiconductor materials. The only successful attempts reported in the literature 
have been with germanium and gallium aresenide. 
The first  device to be beam leaded, other than silicon, was a ge rman i~~m Esdii  
diode reported by Davis and Gibbons in 1967 (ref. 2). This device had gold-plated beams 
on sputtered titanium a id  platinum but used arsenic-tin contacts. A similar device was 
later reported by Schultz (ref. 3) in 1969 using the identical metallurgy but utilizing a 
different processing technique. 
The first  successful attempt to beam lead gallium arsenide was reported kjy 
Lynch and Furnanage (ref. 4) in 1967. This device was an electroluminescent array 
utilizing the conventional beam lead metallurgy but using zinc-gold for P co~itacts and 
tin-gold for N contacts. 
Since these two devices a re  the only other semiconduetor devices reporlcd in 
the literature, the rest  of this report will concern itself with silicon beam lead technology, 
It has been generally accepted throughout the industry that a good beam lead 
metallurgical system must meet the following conditions: 
(1) Resistivity less than lop-ohm-em. 
(2 )  Good adhesion to silicon and dielectrics. 
(3) Low contact resistance to P-type and N-type silicon. 
(4) Does not form degrading intermetallics between metal layers, 
(5) Resists electro-migration. 
(6) Resists normal or  electrochemical corrosion. 
(7) Readily deposited and defined. 
(8) Introduces a minimum amount of damage o r  surface instability while 
being deposited. 
(9) Be compatible with multilevel processing. 
(10) Beams must be ductile and easily bonded. 
Since the original Lepsetter beam lead metallurgy was reported in 1964, there 
have been a number of new metallurgical systems reported that claim to be superior 
because they minimize radiation damage associated with deposition, simplify fabrication, 
o r  reduce material and processing costs. While it i s  true that these systems have de- 
sirable characteristics, they generally introduce some other undesirable characteristics 
which limit their application o r  decrease their reliability. 
Since the properties of a metal demanded by each function vary markedly, it is 
difficult to find a simple metallurgical system that will satisfy all the requirements. 
With the exception of the all-aluminum beam lead metallurgy (refs. 5, 6), all other 
metallurgical systems reported a re  composed of three o r  more metals; the contact 
metal, the bond metal, the diffusion barr ier  metal, and the beam metal. 
The contact metal. - A good contact metal must have high conductivity, low 
contact resistance, will not degrade at high temperature o r  high current density, and 
is easily deposited and defined. 
The metals most commonly used for contacts a r e  aluminum, chromium, moly- 
bdenum, platinum, palladium, and nickel. Aluminum makes good ohmic contact to P-type 
silicon and low resistivity N-type a s  well a s  performing all of the other functions required, 
However, a s  a contact metal, aluminum has some shortcomings, e.g., it dissolves silicon 
rapidly at high temperatures, which may be augmented by high current densities and it 
forms rectifying contacts on N-type silicon above 0.1 ohm-cm. Chromium is  an excel- 
lent contact metal a s  well a s  a good bond metal but forms recitfying contacts on P-type 
silicon over 0.02 ohm-em. Nickel also makes rectifying contact on high-resistivity P- 
type silicon and suffers from degrading intermetallic compounds at high temperature. 
Molybdenum is a good contact material and has good temperature stability but does form 
rectifying contacts on high-resistivity N- and P-type silicon, above 0.01 ohm-cm. Of al 
the metals studied, platinum comes the closest to the ideal contact material. It does, 
however, have one property that limits its use. Due to i ts very high melting point, it 
must be evaporated by electron beam o r  sputtered so  that X-rays a r e  present during the 
deposition which can cause damage to MOS-type devices. Recently, palladium has been 
suggested (ref. 7 ) as a replacement for platinum on MOS devices since it can be evapora.- 
Led from a tungsten filament thus eliminating any possibility of X-ray damage. Since 
palladium has similar characteristics to platinum and can usually be etched; it may prove 
to be a better all-around contact metal than platinum. 
"palladium can be etched in concentrated sulphuric acid at 6 0 ' ~ .  
Platinum silicide has been formed at 5 5 0 ' ~  and at 7 0 0 ' ~  with no sipificant 
change in contact resistance. The higher temperature is necessary where a. thin resi- 
dual SiO layer may exist under the platinum. 2 
The contact resistances of various metals to silicon, with and without platinum 
silicide, a r e  presented in Table 1. The deposition techniques reported include filament 
and electron beam evaporation and dc sputtering and were chosen according to the 
metals being deposited. While specific processing parameters a re  not given, the 
results point to the significant reduction in contact resistance resulting from the use of 
platinum silicide, 
The bond metal. - The bond metal must have two basic characteristics, 
Firs t ,  it must adhere to metals, silicon, silicon compounds and dielectrics such as 
oxides, nitrides, o r  glass. Secondly, it must not react with any material it comes in 
contact with in a manner that would degrade the metallurgical system either eleetricstlly 
o r  mechanically. It i s  important, therefore, that the bond metal does not diffuse rapidly 
into either the contact metal o r  the diffusion barr ier  metal. Although titanium is being 
used for most beam lead devices without any serious limitation, there a r e  a n u d e r  of 
other metals such a s  chromium, aluminum, zirconium, and hafnium, which could be 
considered a s  bond metals because of their adhesive qualities. Aluminum, in fact, has 
been used by itself to form a complete beam lead system. This system, however, is 
limited to low current (< 105 amps/cm2) and low temperature (400 '~) .  Since all of these 
beam metals a r e  very active, they a r e  subject to corrosive undercutting d u r i ~ g  defining; 
therefore, they must be deposited in very thin layers. 
TABLE 1 
METAL SILICON CONTACT RESIgTANCE IN OHMS, 
AREA = cm 
C ref. 8 1 
Si Resistivity, 
dn-cm A1 PtSi Mo PtSi Ni PtSi C r  PtSi Ti. PtSi 
N- Type Si 
0.001 0.09 0.02 0.08 0.02 0.02 0.02 0.03 0 . 0 3 0 , 0 1  0 , O k  
0.01 6 ( R )  0.1 5 ( R )  0.4 2 0.3 3 (R) 0.2 4 0 .2  
(R) indicates rectifying contact. 
Diffusion barr ier  metal. - The function of a diffusion barr ier  i s  to prevent 
the formation of degrading intermetallic compounds between the beam metal and the 
underlying metals. This metal must be relatively inert, form no undesirable compounds 
with the metals it contacts, and the beam metal must have a low diffusion rate into it. 
Since this layer must be thick to minimize pinholes and prevent the beam metal from 
diffusing through, it must be corrosion-resistant to resist  attack during processing and 
environmental testing. Actual interdiffusion rates for many of the metal combinations 
used in beam lead systems have not been published. The diffusion constant for gold into 
platinum, 7.8 x 10-l1 cm2/sec at 900°c, i s  an order of magnitude less than gold into 
palladium, 1.2 x 10-l' crn2/sec at 90Q0c. Palladium, however, has not a s  yet had the 
extensive investigation necessary to determine whether any reliability problems due to 
interdiffusion will arise. 
Platinum, palladium, molybdenum, tungsten, nickel, and tungsten-titanium 
(ref. 9) have all been used successfully in this application. For  nonhermetic packages, 
however, where severe corrosive environments may be encountered platinum i s  gener- 
ally selected because of excellent corrosion resistance. 
Molybdenum has been used extensively (ref. 10) to fabricate a variety of beam 
leaded devices. These devices have now been in the commercial market for a number 
of years with excellent life test data when used in hermetic packages. Molybdenum is  
also a good diffusion barr ier  and has the added advantage of being inexpensive and readily 
defined by chemical etching in the presence of the gold beam, eliminating several costly 
fabricating steps. Tests have shown molybdenum-gold metall.ization to be severely 
corroded in 8 5 ' ~ ~  85% R. H. ambients in 48 hours, where platinum-gold metallizations 
have exceeded 1000 hours in the same atmosphere. 
Beam metal. - Since the beam is  the contact medium between chip and sub- 
strate,  special consideration must be given to its compatibility with the substrate 
metallurgy a s  well as  the chip metallurgy. In general, a beam metal must have the 
following characteristics: 
(1) Good mechanical strength. 
(3) Easily defined by controlled deposition o r  etching. 
(4) High corrosion resistance. 
(5) Low yield point. 
(6) Coefficient of expansion near to that of silicon o r  high elongation to 
overcome mismatch. 
(7) High conductivity. 
(8) Easily bonded. 
Gold, aluminum, nickel (ref. 11) , and copper a r e  most often suggested a s  
potential beam metals that could be used in conjunction with a variety of bond and 
bar r ie r  metals. Unfortunately, however, many of these metals systems deteriorsLLc 
rapidly in corrosive environments which a r e  accelerated if the metals a r e  under elec- 
trical bias. 
Table 2, compiled by L. Terry (ref. 12), shows the effect of electrical bias 
on some of these metal systems while submerged in a boiling 1% solution of ammonium 
hydroxide in deionized water. The vehicles used for testing the metals listed were 
silicon dice upon which had been patterned parallel "dogbone" conductors to which 
suitable bonded connections were made. A potential of 10 volts was applied Lo pairs of 
the strips while chips were submerged in the electrolyte. 
TABLE 2 
ELECTROCHEMICAL CORROSION TEST RESULTS 
All contacts open 
Resistance Increase 
Slight Resistance Change 
Slight Resistance Change 
Open (Cr) 
Large Resistance Increase 
Resistance Increase 
Resistance Increase 
Open (Mo) 
Resistance Increase 
Open (Mo) 
Open (Cr) 
Resistance Increase 
Resistance Increase 
Resistance Increase 
Besistance Increase 
Resistance Increase 
Resistance Increase 
Open (V) 
< 5 rnin 
7 3 hr  
> 24 h r  
> 24 h r  
5 rnin 
< 5 rnin 
r 3 h r  
> 3 h r  
< 5 min 
7 3 h r  
< 5 min 
< 5 rnin 
2 - 3  h r  
> 3 hr  
> 3 hr  
> 3 h r  
> 3 h r  
> 3 h r  
( -  ) Terminal somewhat faster 
Au deplates ( + ) terminal 
Au wire bond opened 
Au wire bond opened 
Cr from under Ag-Au, even with 
glass o r  Si3N4 overcoat 
Ag corrodes but not removed 
Au deplates ( + ) 
Au deplating ( + ) 
Mo from between Ti and Au 
Au deplates ( + ) 
Mo from under Au, even with 
glass overcoat 
Cr from under Au 
W removed same rate as  Au 
Au deplates ( + 
Au deplates ( +  
Au deplates ( + ) 
Au deplates ( + ) 
Au deplates ( + )  
V removed ( +  ) from under Au 
Although the all-aluminum beam lead system has too many restrictions for 
general use, it does offer a simple, inexpensive metallurgy for low current applicatians, 
A typical all-aluminum system a s  proposed by C. hirai (ref. 6 )  consists of a conveeztional 
integrated circuit on which a layer of silane glass i s  deposited and windows a re  opened 
over the bonding pads (see Figure 1). This is followed by a multiple source deposi- 
tion of aluminunl until, a 5- tQ 10-"micron Isyer is deposited. The aluminum is then de- 
fined and the slice thinned and etched through (see processing section). While these 
devices did not pass environmental testing, they were able to pass storage and operating 
life tests a t  low current density. Failure by electromigration can occur a tcur ren t  
densities above l o 5  amps/cm 2 .  
Platinum and palladium have not been evaluated a s  beam metals but they have 
potential in this application lor high-reliability devices which a r e  subjected to very 
severe corrosive environments. The cost would be higher and the bonding would be 
more difficult but the thermal espansion mismatch would be less m d  the corrosion re- 
sistance would be far superior to any other metal system. 
For most applications, however, gold beams a r e  almost the unanimous choice 
throughout the industry because of the ease of bonding, ease of fabrication, and relatively 
high corrosion resistance of the gold beam. While gold on titanium and platinum is pre-. 
ferred by most investigators, there have been some recent reports on gold beams on 
other metal systems such a s  aluminum (ref. 6 )  and molybdenum-aluminum (ref. $ 3 ) -  
Generally, these systems have an oxide layer between the beam metal and the 
underlying metals. This allows beams to be attached to standard chips since a window 
can be opened over the bonding pads and the beam metal can make contact to the pad 
through the wh~dow and be insulated from the rest  of the metallization by the oxide, 
Summary. -- The titanium, platinum, gold beam lead metallurgical system 
lias become the industry standard. The all-aluminum system is interesting because of 
its low cost and simpler processing but is limited to hermetically-sealed packages and 
low cur re i~ t ,  low temperature applications. Palladium may be a possible substitute for 
platinum because it can be evaporated from a filament eliminating any possible X-ray 
damage. 
Substrates 
Introduction. -- At the present time, the fabrication of beam-leaded devices 
l ~ a s  been much better defined that the packaging techology with which they a r e  to be 
used. A number of packaging schemes have been developed for hybridization of dis- 
cretely packaged semiconductor devices. These technologies a r e  currently being 
examined for their ability to accept unpackaged beam-leaded coinponents, and new tech- 
nologies a r e  being developed with beam leading in mind, 
Techniques for providing interconnection patterns compatible with beams and 
the substrates to form the package a re  discussed in this section. 

Substrate materials. -- Substrate materials generally fall into two classes for 
beam leads. Hard substrates, such a s  ceramics and glasses, a r e  required for high 
temperature processing, such a s  screen and fire techniques. So& substrates, PC  boards 
and other organics, have the advantage of lower costs but lack some of the advauhkages 
of the hard substrates. These disadvantages would include poorer thermal conductivi@ 
and unsuitability for hermetic sealing. The choice of bonding methods is limited by the 
inability of this type substrates to withstand bonding temperatures. Some of these sub- 
strates,  along with their advantages and disadvantages, a r e  discussed below. 
Ceramic: Ceramic is probably the most commonly used substrate material 
for beam-leaded devices. It has the strang advantage of being able to withstad high 
temperatures and stresses.  This property makes all of the beam lead bonding meGhods 
practical with ceramic substrates includblg thermal pulse bonding. It also allows the 
attachment of heavy external leads and glass hermetic seals. In addition, screen and 
fire techniques a r e  normally used only on ceramic substrates. 
The ceramic most often reported is either 96% alumina (such as  Alsimag 664) 
o r  99.5% alumina (such as  Alsimag 772). The higher alumina content improves the 
heat conducting properties, However, the other constituents provide better adhesion 
for the metals which obtain their adhesive properties on oxides by partial reduction 01 
the oxide. Chromium and tihnium a r e  two of these metals. 
Surface texture also plays m important role in adhesion. The lower alumina 
content ceramics a r e  generally supplied with rougher surface finishes (25-pin mcl 
greater). The rougher surfaces provide a mechanical factor in metal adhesion. This 
adhesion becomes important when heavy external metal leads a r e  attached. Glazed 
alumina provides very poor adhesion for external leads, and other mechanical adhesion, 
aids such a s  resins a r e  needed with glazed ceramic substrates. 
In addition to a&esion, surface finish is critical for thin-filnz components m d  
mebllizatiolz, A much thicker thin film (2500 1) is  required for electrical 6ontinui"cy 
across a 25-pin surface than would be required for a glazed surface (only a few hu1- 
dred i). For this season, selective glazing has been used on ceramic substrates where 
both thin-film components and adhesive metal f i l n~s  for external leads a r e  required, 
Another disadvantage of ceramic substrates is the lack of surface flatness. 
This is especially true with glazed ceramic. Undulating surfaces lead to variations 
in line widths, particularly with photoresist defined patterns where the mask does not 
come in uniform contact over the entire surface. Projection exposure techiques now 
being developed in the industry may help solve this problem. 
The final substrate size is usually formed by sawing with a diamond fritted 
wheel. Grooved substrates a r e  available which can be broken into predetermined size, 
However, since the grooving is done in the green state,  the accuracy of the pattern 
dimensions after firing is not easily controlled. 
Glass: Glass substrates do not have the problems of surface finish that eerx- 
mics do, and are  ideally suited for thin-film work and fine geometry interconnections. 
However, it i s  difficult to bond external leads to glass and usually a conductive epoxy 
resin is used for this purpose. 
The two glasses most commonly used a r e  Corning 7059 and Corning 0211, the 
latter primarily because of its low sodium content. It has been reported (ref. 14)  that 
thin glass substrates (15 mil) result in thermal bonds which deteriorate with time, 
presumably due to s t ress  relief in the glass. Thermal cycling reduces this problem. 
Thicker substrates (48 mils) do not show this bond weakening phenomenon. 
Organic substrates: The printed circuit board is the most widely used of Lhe 
organic substrates. However, i t  has several drawbacks a s  far a s  beam-lezded devices 
a r e  concerned. In the first  plac+e, the pattern generation techniques most commonliy 
used a r e  too crude to produce the bonding areas for most beam leads. Secondly, the 
material yields under heat and pressure making thermal bonding techniques impractical, 
Ultrasonic bonding such as  done with ultrasonic wobble tools may be usable, but this has 
not yet been established. 
Other organic substrates, such a s  Kapton, a r e  rumored to be under develop- 
ment as  substrate materials, but have not yet been reported. 
Substrate Metallization. -- The vast majority of beam leads a r e  gold and aB- 
most al l  of the substrate metallization systems reported for beam leads incorporate gold 
as  the metal to which the beams a re  to be bonded. This eliminates any problems with 
intermetallics that might ar ise  with other metals. In addition, gold intercomections 
a re  desirable because of their excellent corrosion resistance. 
However, there a r e  annumber of different methods for deposition and defini- 
tion of these interconnections. 
Vacuum deposited systems: Vacuum deposited gold requires another metal to 
provide adhesion to the substrate. The most widely used of these adhesive metals a r e  
titanium, chromium, and nichrome. Besides providing good adhesion, they are easily 
defined by etching. These layers a r e  kept thin (100 to 500 A )  to reduce lateral corrosion 
since they a re  not required for conduction. 
The gold itself is either deposited thick (10,000i)  o r ,  more commonly, depos- 
ited thin (500 to 3,000 1) and electroplated to the desired thickness, usually about 0.5 mil, 
Definition is usually accomplished photolithographically by etching. * Direct 
definition by deposition through metal masks has been reported (ref. 15) .  However, a 
limit of five mils on pattern size was observed. 
*4 KI, 1 I ,  4 Deionized Water 
The vast majority of literature describes deposition of the g d d  followed by 
photoresist lnasliing and etching. However, uluch finer geometry control can bc OD- 
tained by vacuum depositing the initial. gold and adherent metal. ancl plating up Me gold 
through a photoresist mask. The plated gold acts as a mask for the cllemical etching 
of Me excess thin film metals. The technique is similar to the chenlical definition al 
beam leads (p.37). 
Thick film conductors: Thick film conductors deposited as  inks o r  pastes a r e  
used extensively throughout the industry for hybrid circuits. A large variety of inks 
a r e  available commercially (ref. 16) including many gold pastes which would be corn- 
patible with gold beam. leads (ref. 1 7 ) ,  Ceramic substrates a r e  used for these n~ater ials  
because of the high ('750 to 1000'C) firing temperature required. Definition is obt;~ined 
by either screening o r  photolithographic techniques. 
Screening is the most commolll;r used method of defining thick films. However, 
geometry control limits by this technique a r e  marginal for beam leads, although line 
widths and spaces of 0.002 to 0.005 inch have been reported in the laboratory frei', 18 ) .  
The standards recommended in another s e  ction (Dimensional Standardization and I? -\eeom- 
mentation Sectlon) of this report have been set  up to allow for screened substrate metab- 
lization providing good control of line widths is present. These fine lines were achieved 
using 325 mesh screens; finer screens resulted in separation of the components of the 
inIi while coarser meshes gave poorer resolution. Metal masks have also been used to 
produce fine geometries (rel. 19) ,  but Wne masks have the disadvantages of being ex- 
pensive and short-lived. 
Photolithographic techniques have also been used to obtain finer resolution with 
thick films (ref. 16). As with etch-defining electroplated gold, this technique is limited 
by the undercutting obtained on etching thick (0.001 inch) conductors. 
In general, the state-of-the-art in thick films limits geometries to 5-mil lines 
with 5-mil spaces (ref. 20). With this in mind, presently proposed standards call for 
10-mil bean1 spacings. (See Dimensional Standardization and Recommendations 
Section. ) 
In addition to gold inlts, MoMn interconnections have been successfull~7 used 
with plated gold for conductivity and bonding, A major advantage of this system is that 
the MoMn can be used in multilayered ceramics for multilevel interconnections. 
Decals: Decals a r e  lithographic interconnection patterns on paper o r  plastic 
sheets which can be transferred to substrates by either pressure,  liquid, o r  heat traras- 
fer processes. A typical metallization system would be moly-manganese with an 
organic binder. Discontinuities in the patterns which occur during the firing for binder 
removal step a re  a major defect mechanism with the decal process (ref, 21). 
Multilevel interconnections. -- Multilevel interconnections and crossolvers 
a r e  presently being obtained by three techniques: Multilayered substrates, a i r  isolated 
crossovers, and deposited jnsulators (See sketch in Figure 2). 

Deposited insulators: Deposited thin-film insulators, such as  those used on 
seiniconductors , have not found wide use on substrates. Deposited insulators for cross - 
overs have generally been screened materials. m i e k  insulators a r e  required to mini- 
mize pinholes and capacitive coupling. Photoresist has been used as  a binder and 
definitive media for small geometry insulating pads but this process is still in the ex- 
perimental stages. 
Multilayered ceramic: Multilayered ceramics have been proven a s  a multi- 
level interconnection system for beam leads (ref. 22) but a r e  expensive. Screen and 
fire metallizations along with via-hole plating a re  used for this technology. 
Air isolated crossovers developed a t  Bell Labs (ref. 23) a r e  not true multr- 
level interconnections in that all jnterconnections a re  on one plane. However, fairly 
complex nletallizations a r e  possible with this technique. The Bell process includes a 
base gold plated interconnection system, a copper plated spacer,  gold pillars plated 
up through holes etched in the copper, and a gold plated microbridge connecting the 
pillars. The copper is subsequently etched away to form an a i r  gap. 
A similar process (ref. 24)  has been developed and uses a gold plated base 
interconnection pattern, a copper plated spacer,  and a second gold plate to thickcn the 
base interconnection and form the bridges. 
A thin-film Ti-Zr alloy can be used with the a i r  isolated crossover which, 
when oxidized, forms a protective insulator over the bottom lead of the crossover in 
case a bridge i s  deformed during subsequent processing. The a i r  isolated crossover 
has the advantage of being capable of much finer geometries than those formed by 
screening techniques. The process is also being used directly on integrated cireehit 
chips. 
Conformal coatings. -- With nitride passivated beam-leaded integratec? cir- 
cuits , hermetic sealing for the sake of preventing chip degradation is unnecessary, 
However, for many applications where either the die i s  not nitrided o r  where protection 
of external metallization is required, conformal coatings (ref. 25)  have been developecl 
both as  a sealant and for mechanical protection, More specifically, i t  is used for re- 
ducing thermal resistance as  covered elsewhere in this report. A first  layer of silicone 
resin 0.5 to 1.0 mils thick is used as  a moisture barrier.  This resin is also chosen 
for its adherence to the die and its ability to penetrate under a face-down mounted die, 
It must be capable of performing under extended periods a t  elevated temperatures 
(1000 hours a t  3 0 0 ~ ~ ) .  A second layer of RTV silicone rubber 5 to LO mils thick is used 
for mechanical protection not only for the die but also to protect external leads. 
Beam-leaded substrates. -- A substrate and interconnection system for mount- 
ing conventional chips with connections made by beams formed on the substrate has 
been developed a t  Lincoln Laboratory, M. I. T. In this process, holes to aceomn~odate 
individual die a r e  punched in green ceramic. After firing, the holes a r e  filled with 
glass to form a continuous surface. The substrate i s  then metallized and intercoraec- 
tians a r e  formed, including beams extending aver the glass. The glass i s  s~~bsequently 
etched away leaving the beams extending over holes. More recently Riston (E. I. 
Dupont), a photosensitive sheet material has been used to bridge the etched holes in the 
glass. The beam leads a r e  formed over the Riston, which is later removed either by 
dissolution o r  cleaning in a plasma asher. Reliability problems, caused by metal 
thinning a t  the step a t  the bridge edge, can be experienced unless due care is exercised 
in the preparation and developing of the Riston film. (ref.26 ) . 
Individual integrated circuit die a r e  f i rs t  mounted on molybdenum t a b  (lor 
heat sinking) which a r e  then mowlted in predetermined locations on a blank ceramic. 
The beam-leaded ceramic is then joined to the ceramic containing the die with an epoxy 
so that the beams a r e  aligned with the bonding pads on the die. Bonds a r e  then rnntle 
either by thermocompression o r  by ultrasonic techniques. 
Both aluminum and gold interconnection sys tems have been used for beam- 
leaded substrates. Aluminum has the advantage of compatibility with the aluminum 
metallization on conventional die, However, the vacuum deposition of adeq~lately thick 
aluminum beams is a drawback compared to the relative ease of depositing thick gold 
beams by electroforming. Gold beams can be thermo-compression bonded to standard 
aluminum chip metallization, but the possibility of A1-Au intermetallic formation exists 
if high temperature processes, such a s  cap sealing, take place after the bonds have 
been formed. The process also lends itself to solder coating beam leads where suitable 
metal pads have been provided on the device surface to permit reflow soldering to tobe 
used as  a chip connection technique. 
Recently, polyamide films, particularly Dupontls Kapton, have been used 
instead of ceramics. Multilevel interconnections have been formed by using successive 
layers of polyamide and connecting layers by bonding beams in windows. 
PASSIVATION 
Introduct ion 
Passivating dielectric films perform an important function in any planar device 
structure. This is to protect device junctions which terminate at the surface from ambient 
moisture and ionic impurities along with maintaining stable device characteristics during 
field and temperature stress.  The following criteria should be met by a passiva1,ing film: 
(1) High dielectric strength, and high resistivity to allow for stable 
device performance. 
( 2 )  Favorable thermal expansion properties that do not cause high 
degree of thermal expansion mismatch with semiconductor materials. 
(3) Chemical stability, and uniform high density structure which is 
impervious to contaminants such a s  ionic impurities, moisture, 
o r  organics. 
(4) Good interface properties to  minimize interface charge instabilities 
especially in MOS where it governs critical device performance and 
reliability. 
( 5 )  Ease of etching using semiconductor photolithographic processing. 
The most universally used dielectric in planar technology is silicon dioxide. 
It is  deposited in the majority of cases thermally by oxidizing the semiconductor silicorn 
material. Although its properties have been optimized by improvements in processing, 
such a s  high purity furnace muffles, improved cleaning procedures, and the use of dry  
oxidizing ambients, it has inherent disadvantages in its lack of resistance to ion migram- 
tion (1000 i  of SiO penetrated by Na in 20 minutes at 300'6) of alkali metals and per- 
meability by moisture and certain dopant materials. These would include gallium and 
aluminum. 
These facts conflict with the emergence of MIS devices and the need for im- 
proved reliability of the dielectric gate, and have caused accelerated investigations of 
other gate and passivating materials. Silicon nitride, when used a s  a complement to 
SiO has been found to remedy many of the shortcomings of the oxide alone. Silicon 2' 
nitride films have not completely replaced silicon dioxide but a r e  deposited over silicon 
dioxide and readily complement the interface state properties of silicon dioxide, 
Silicon Dioxide Passivation 
The fact that silicon dioxide has a high permeability toward impurities is by 
far the most serious drawback of this universally used dielectric. Due to its porous 
structure,. impurities migrate quite readily through silicon dioxide (ref. 27) .  Sodium 
ions (the most common ionic impurity) are highly mobile in silicon dioxide. With the 
addition of applied fields (lo5 to 106 volts/cm) cations will drift in the direction of tihe 
field. This field migration of impurities is accelerated greatly by elevated Lernyseratures, 
The movement of this ionic charge toward the silicon-silicon dioxide interface and the 
subsequent buildup and termination of an ionic-induced field within the semieonduetor 
material results in degradation of both bipolar and MOS devices. 
The presence of cation impurities within the silicon dioxide layers will alter 
the underlying semiconductor material, depending on the type, in the following ways: 
(1) Accumulation - Within an N-type region, electrons will be attracted to 
the surface due to positive ions in the oxide near the silicon-silicon 
dioxide interface. This field attraction of majority carrier electrons 
will cause an excess carrier concentration o r  ~accumulations~ at the 
surface. 
(2) Depletion - The same positive ion contaminants in the oxide over a P- 
type region will repel holes, thus causing a reduction of majority carrier 
concentration at the surface or an effective lowering o r  udepletion" at 
the surface. 
Both accumulation and depletion of the semiconductor surfaces alter the carrier emcen- 
trations from their bulk values, and hence affect those device parameters which are 
surface related, e. g., low current gain, reverse leakage current, breakdown voltage, 
etc. (ref. 28). 
(3) Inversion - This effect results from deep depletion of majority carriers 
(in P-type silicon holes) at the surface. This would be caused by a very 
high field induced by a large ionic contamination level near the silicon- 
silicon dioxide interface. With the positive ion concentration, the 
attraction of the minority carriers to the surface can be high enoug'la to 
exceed that of the majority carriers (holes). W e n  the concentration d 
electrons at the surface exceeds that of holes, this surface region 
changes type. This condition is known as "inversion11. This siwaticpu 
will cause the well-known "channelingu, or  excess current flow, between 
N-regions previously isolated by a P-region. 
In bipolar device structures and integrated circuits, this ionic oxide conlami- 
nation causes degradation of junction characteristics due to the previously mentioned 
accumulation, depletion, o r  inversion effects. Accumulation generally results in lowered 
breakdown voltage. Inversion, as mentioned, causes increase in leakage currerslc, 
Interface charge increases surface recombination velocity which, in turn, lowers tran- 
sistor gain, especially at  low currents. 
In MOS transistors, the effect of positive ion contamination can alter the gate 
threshold voltage (that is, the voltage to induce a channel horn source to drain). This 
can be readily demonstrated in an N-channel enhancement mode device. In order to 
turn the device on, positive gate bias is applied which attracts minority electrons to the 
surface until the surface i s  inverted and a conductive channel i s  formed. Thus, if 
positive ionic contamination is present, the positive gate bias will cause these ions to 
drift toward the silicon-silicon dioxide interface. This ionic charge will attract addi- 
tional electrons to the silicon surface and terminate this charge at the ionic charge center 
even after bias is removed. The result of this effect i s  an unstable threshold voltage 
which varies with the level of contamination a s  well a s  voltage, temperature, and time 
to which devices were subjected. 
Historically, contamination problems in planar devices have been met by first 
assuming the planar devices would be protected by its own silicon oxide maslting, This,  
combined with protective vglassivationM together with hermetic encapsulation, gave a 
large measure of reliability improvement. The impetus of MOS technology has developed 
ultraclean low interface state density silicon oxides. This development has required 
processing improvements that have proved difficult to maintain, especially in production, 
Treating the silicon dioxide surface with P 0 prior to metallization has im- 2 5 proved the stability of silicon dioxide. The phosphorus i s  deposited from a vapor on the 
silicon dioxide in a diffusion furnace at temperatures from 9 0 0 ' ~  to 1 1 0 0 ~ ~  for times of 
the order of five minutes. The phospho-silicate glass forms on the device surface as  u 
result of this procedure. It has been established in our laboratories, a s  well a s  through 
the industry, that this treatment will stabilize the silicon dioxide by gettering ionic irn-. 
purities distributed through the oxide as  well a s  gettering to some degree additional 
contaminants from the external environment. Depending on the oxide quality and the 
P 0 treatment (temperature and time), phosphorus can also neutralize sodium iam 2 5 
contamination near the silicon- silicon dioxide interface (ref. 29). 
In MOS integrated circuits, uncontaminated SiO is susceptible to e~tx3r~aE 2 
contaminants even with a phosphorous glass coating. Phosphorous glass has limitations 
on its usefulness because of polarization effects which have been found to be the cause 
of some device instability in MOST'S. 
Silicon Nitride Properties 
Impetus has been given to the development of silicon nitride processing mainly 
for two important reasons: 
(1) Unlike silicon dioxide, silicon nitride has been found to be a barr ier  to 
field-enhanced (105~/cm)  sodium diffusion even at elevated temperature 
( 4 0 0 ~ ~ ) .  
(2) The highly dense nature of silicon nitride has made it possible to 
consider eliminating hermetic packaging. This would be replaced 
with junction sealed hermetic chips. This, of course, will improve 
the reliability of plastic packaging and increase the use of chips in 
an unpackaged form. 
It also can work as a mask against gallium and aluminum diffusion for which 
silicon dioxide is not effective (refs. 30, 31) and as a dielectric composite makes feasible 
development of nonvolatile MOS memory elements (ref. 32 ). 
In addition to silicon nitride's extreme resistance to ionic contaminanls, i t s  
properties include a high degree of chemical inertness, high temperature strength, 
extreme hardness, and thermal shock resistance. In fact, silicon nitride does suEer 
from cracking due in part to its extreme hardness. This cracking does not present 
any problem unless the thickness of deposit exceeds 20001. 
Table 3 presents a comparison of properties of silicon dioxide and silicon 
nitride. It has been found that thin film deposited silicon nitride has physical, chemical, 
and electrical properties that vary quite markedly depending on deposition process and 
conditions. In general, device passivating silicon nitride can be monitored by its etch 
rate in buffered hydrofluoric acid solution. Details on the process conditions and measure- 
ments a re  to be found in the section on Processing. 
Silicon nitride would appear to be a logical replacement for silicon dioxide since 
it is an improvement over silicon dioxide as both a diffusion mask and as a passive di- 
electric. Its shortcoming is the instability of the Si-Si3N interface. Such struclnres 
exhibit charge instability due to tunneling and trapping at h e  interface. Hysteresis in 
surface behavior and the charge instability are eliminated by the use of a silicon dioxide- 
silicon nitride composite film. Thin layers of thermally grown silicon dioxide covered 
with a film of silicon nitride eliminates these problems. This composite takes a-dvantwe 
of the excellent diffusion barrier of silicon nitride and the ordered interface propedies 
of clean annealed silicon dioxide (ref. 33). Since silicon nitride does not have as high a 
dc resistivity as silicon dioxide, this composite system also improves the resistiviw 
over silicon nitride structures alone (ref. 34). 
The higher dielectric constant of silicon nitride in a thin silicon dioxide-silicon 
nitride composite has the beneficial effect of lowering the gate threshold voltage of 
IGFET structures. In the past, not only the instability of gate threshold voltage b~xt 
interface problems with other logic elements have limited the growth of NLOS devices, 
The use of silicon nitride with the proper thickness of silicon dioxide (200 % to 400 !) 
results in lower gate threshold voltages compatible with logic levels used with TTL 
and other bipolar logic circuits. Thus, besides the expected improvement in su&ace 
stability inherent in the dense silicon nitride dielectric, MOS technology has received 
impetus from the improved device performance of SiO Si N gated MOS strueares,  2- 3 4 
TABLE 3 
SUMMARY OF PHYSICAL PROPERTIES 
[ref. 351 
Index of Refraction 
Dielectric Constant 
Dielectric Strength 
Infrared Absorption 
Energy Gap (e. v. ) 
Thermal Expansion 
Etch Rate in W/min in 
[Thermal Expansion Coefficient of Silicon: 3 . 2 ~ 1 0 - ~ / 0 ~ .  1 
Dielectric Processing 
Although the details of the preferred deposition and processing of both the 
masking silicon dioxide and junction sealing nitride are presented in the Proeessiw 
section, some general points will be made here. 
Silicon nitride, once established as  a reproducible process, does not coradribute 
to any instability in a device structure. Potential problem areas in silicon nitride m e  
due to cracking which can occur in pyrolytically-deposited films or blistering which has 
been found to be due to improper surface preparation prior to deposition. As noted 
previously, silicon nitride will not contaminate the oxide layer composite whicln it 
covers and will only fail as  a barrier to impurities when a defect in this film exposes 
the underlying silicon dioxide. 
Silicon dioxide processing. - Silicon nitride, as indicated throughout this 
section. is  best used as a dielectric film overlay. Integrated circuit devices would, in 
most process film sequences, receive conventional treatment up to and includiw final 
diffusion deposition and drive steps. 
For bipolar device structures, the quality of the oxide (cleanliness md thick- 
ness) is not as critical a s  it would be in an MOS structure. Here the convevLLional 
masking silicon dioxide usually remains and the silicon nitride is deposited over this 
oxide. In the contact window regions the silicon dioxide i s  regrown prior to silicon 
nitride deposition. This allows for the deposition of a more uniform stress-free film 
and minimizes pitting of the highly phosphorous-doped silicon during the nitride etch, 
In general, it has been found that doped oxide layers formed in the diffusion 
process were not desirable (ref. 36) .  We have found these doped oxides to cause ad- 
herence problems at the nitride-oxide interface and lateral etching difficulties &ring 
processing at this same interface. 
In MOS structures, a thin, clean, ordered oxide is required under the silicon 
nitride to eliminate silicon interface instability. Some typical combinations for specific 
devices are presented in Table 4. Since the device stability is dependent on the quality 
of the underlying gate oxide, processing of this oxide is critical. In most cases, this 
oxide is  carefully regrown after stripping the gate region. This procedure has been 
found to be more consistent than to etch back the thicker process diffusion masking oxide 
prior to silicon nitride growth. Contamination from the etching solution can be trapped 
in the oxide quite readily (ref. 37). It is best to completely reoxidize the surface &er 
removal of masking oxide (ref. 34 ) . Dry oxygen is preferred for this oxidation since it 
is easier to control contaminants such as sodium in this ambient. 
Silicon nitride deposits, - The most widely used technique of depositing 
silicon nitride is pyrolytic decomposition followed by syllthesis at elevated temperaature, 
The g a s ~ s ,  in most cases silane and ammonia, in a carefully controlled ratio, are reacted 
using a carrier gas (H -N etc.) at temperatures from 750' to 900°c. Another reaction 2 2' 
used commonly i s  the pyrolysis of silicon tetrachloride and ammonia over the same 
temperature range. The more critical deposition parameters and their effects on the 
film properties a r e  shown in Table 5. 
TABLE 4 
Si02 - SiN4 DIELECTRIC COMBINATIONS 
MOS Logic 
Bipolar 
Nonvolatile Memories 
TABLE 5 
IMPORTANT SILICON NITRIDE PROCESS PARAMETERS 
Parameter Etch Rate Film Stress 
Temperature of Deposition 
Ammonia/Sila.ne Ratio - 
Purity of Reactants 
*Total Gas Flow 
Deposition Rate 
*Governs film uniformity. 
A deposition temperature range bound on the lower end by growth rate and film 
density and at the higher end by rediffusion of device structure would be 750' to 900'67. 
If no difficulties in minimal rediffusion due to device structure occur, the upper ten~pera- 
ture level can be raised to 1 1 0 0 ~ ~  where crystallites a r e  formed in amorphous films 
(ref. 37). . 
Other deposition processes: There a r e  two other deposition techniques whiela 
have received attention by the semiconductor industry: rf and dc sputtering, o r  glow 
discharge. 
(1) Sputtering - The most widely used techniques of sputtering silicon 
nitride a r e  direct and reactive rf sputtering a s  well a s  reactive de 
sputtering. Rf reactive sputtering has been found to be superior to 
dc sputtering because it does not have problems of dissociations, auld 
nonstochemetric deposition (ref. 34). Sputtering must be acccamplislzed 
without oxygen contamination since it will react more readily than 
nitrogen to give a silicon oxynitride type film. 
Generally, reasonable quality films are  deposited by reactive sputtering 
at a nominal rate of 100 /min with a substrate temperature of 200 OC:, 
Film density will vary directly with power density and inversely with gas 
pressure. Unlike pyrolytically-deposited silicon nitride, sputtered films 
a r e  under compressive s t ress  in the range of 5-13x10~ dynes/em 2 
(ref. 35). 
(2) Glow discharge - In glow discharge depositing of silicon nitride, usually 
an rf technique i s  used. This glow discharge method has not been a s  
widely studied as the others. The attractiveness of this technique is the 
low temperature to which the substrate i s  exposed. The high temperahre 
which is generated within the gaseous discharge initiates the deeomposi- 
tion reaction of the reactant gas mixture. The energy for the reaction 
i s  usually supplied to a low pressure gas stream (generally SiH and 
.4 NH3) at 10-I torr. This energy i s  either inductively of capacitlveiy 
coupled by an rf coil surrounding a quartz reaction tube. Substrate 
temperatures around 300°C a re  generally used since higher density films 
a r e  obtained. 
The sputtered o r  glow discharge deposition of silicon nitride is not generally 
used in production since high density films a re  not a s  consistently obtained as  in pyrolsis, 
h e a l i n g  of passivated devices: Since nitride passivated devices also 
have an oxidesilicon interface, annealing would be e,xpected to be similar to that used 
oc conventional oxide passivated devices. In most studies, annealing SiO at 3 0 0 ' ~  to 2 5 0 0 ' ~  reduces interface charge particularly that introduced by soft x-rays in electron 
beam metal evaporation (refs. 38, 39). In order for  annealing to be effective with 
SigN4 - SiO in stabilizing device performance, it has been found that composite contact 2 
windows through the nitride must be opened prior to annealing (refs. 38, 40). This is 
to allow the forming gas o r  H to be used most effectively in annealing by permeating 2 the Si-SiO interface to reduce the number of states. 2 
Since most passivating silicon nitride films a r e  deposited at a thickness of 
1000 to 1500 % , new techniques of etching have been developed. The three most wiclely 
used are: 
(1) Use of silicon dioxide in place of photoresist for masking. 
( 2 )  Anodic conversion of silicon nitride to silicon dioxide followed b y  
conventional oxide etching. 
(3) Sputter etching using photoresist a s  a mask. 
Oxide masking with pyrolitically deposited SiO i s  the most common mell~od 2 
used for selective etching of Si N This i s  accomplished in most cases in the same 
furnace a s  the nitride depositio%. 4>he etchant used is a mixture of phosphoric acid and 
water (boiling point about 180°c) which etches silicon nitride much faster than silicon 
dioxide. Typical etch rates with this solution would be 150 °n /min silicon nitride, 
20 %/min silicon dioxide. 
Silicon nitride etched contact windows a r e  very sharp edged and do not have 
the slope of an oxide window. This causes difficulty with s t ress  and shadowing of de- 
posited metal contacts. Generally, the silicon nitride i s  deposited over a thin silicon 
dioxide film in the contact windows. The etching of the oxide i s  accomplished usimg the 
silicon nitride as  a mask. This procedure in many cases causes "shelving" (see 
Figure 3) of the silicon nitride at the oxide interface due to lateral etching of the oxide, 
This can cause shadowing of the metal deposit, s t ress ,  and cracking under thermal 
cycling. 
Reliability and in-process quality control: Potential problem areas  in producing 
a reliable silicon nitride passivated device have been discussed in this section. Process 
control and quality assurance techniques should be directed toward inspection of the 
common process difficulties listed below. 
(1) Cracking of deposited nitride films due to residual tensile s t ress  at 
the oxide nitride interface can occur especially during thermal cycling 
(2) Monitor thickness of silicon nitride accurately and do not deposit film 
at too high a rate (< 150 .;/mid to obtain adequate nitride film adhesion 
to silicon dioxide. Monitor thermal shock and cycle tests visually on 
test  pieces. 
CONTACT WINDOW 
SILICON NlYRDDE / 
Figure 3. Shelving in Oxide-Nitride Dielectrics 
(3) Stability of nitride oxide composite structure i s  determined primarily 
by the q~zality of the oxide since the nitride, when deposited properly, 
completely seals the device from the outside world. 
(4) Oxide quality should be monitored by in-process high temperature bias 
testing. Shifts in capacitance voltage characteristics of MOS capacitors 
will be an in-process control of oxide contamination level. Such tests 
a r e  made on test  vehicles immediately after deposition. 
The bar r ie r  capability of the silicon nitride can be monitored using the same 
MOS capacitor C-V measurement used on the oxide controls. In this case, films of 
silicon nitride-silicon dioxide composite can be intentionally contaminated. We have 
found the etch rate of silicon nitride in buffered HF (25 '~ )  to be a very good measure 
of film density and quality. Etch rates greater than 25 .i/min a r e  an indication of films 
which will fail to mask the diff~~sion f sodium ions and water vapor. A graph of etch 
versus the density, computed from oxygen content for Si N films, i s  presented in 
Figure 4. 3 4 
Completed devices can be evaluated by intentionally contaminating samples 
with sodium. By reverse bias testing at 3 0 0 ' ~  using a forming gas ambient, defective 
junction sealing can be detected readily (ref. 38). 
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Figure 4. Etch Rates of Silicon Nitride versus Oxygen Content 
Radiation resistance: Exposure of oxidized silicon surfaces to ionizing radiaiou 
brings about permanent changes in the motion of a positive space charge in the insullztion, 
and an increase in density of fast interface states (ref. 41). Less sensitivity to ionizing 
radiation has been reported for silicon nitride as a gate dielectric ( re  fi 42). Stable 
gate threshold voltages have been obtained with doses of 1 x 1014 e/cm (1.5 mev 
electrons) for nitride oxide gate dielectrics a s  compared to 1 x 1011 e/cm2 for oxide 
gate dielectrics (ref. 43). Further studies a r e  needed to improve planar device radiation 
resistance. 
Reliability testing: The ultimate reliability of silicon nitride passivated beam 
lead devices must be verified through life test  data. 
The intrinsic capability of silicon nitride a s  a barr ier  has been well documented 
in the literature (refs. 27, 38, 39). These studies indicate negligible penetration od 
sodium into silicon nitride by either thermal diffusion up to temperatures of GOO@&: o r  
field-enhanced diffusion to 300°c. Many laboratories have monitored silicon naitride- 
silicon dioxide composites using the MOS C-V measurement technique and have fo~rnd 
it to be an extremely effective tool for measuring integrity of the dielectrics brcf. 44). 
The life test data of beam lead nitride devices will be treated in the section 
on Reliability. These data, though limited in scope, indicate nitride-sealed beam lead 
devices have the potential of hermetic encapsulation in the chip form rather than 
through conventional paclraging. Of course, the metallization system chosen for "ce 
beams, intraconnections, and contacts must also be suitable for the rigors of a non- 
hermetic package. 
As indicated previously, some of the reliability of beam lead devices is 
affected by contacts through the nitride overlay. Nitride contact windows a r e  sharper 
than oxide windows. Since a composite film is used, the oxide step under the nitride 
has a lateral etched shelf. This can cause the following: 
(1) Discontinuity in metal film contact. 
(2) Stress in deposited metal film. 
(3) Variation in thickness of deposited metal films (composite metal 
film used in beam lead). 
(4) Alloying at elevated temperature (400 '~)  due to cracking o r  sl-radowing 
in barr ier  metal (Pt, Pd). 
More studies have to be made especially using a scanning electron microscope 
a s  a tool to determine the extent of this problem, and to determine process control 
improvements needed to minimize the effect in etching this composite film. 
Other dielectric films. - The one additional film dielectric that shows 
promise as  both a protective passivating layer and a source of improvement in MLS 
transistor characteristics i s  aluminum oxide. TLia film i s  used in a composite 
structure with SiO similar to silicon nitride- silicon dioxide. 2 
The most widely used deposition technique i s  the synthesis of AlCl usmg both 3 hydrogen and carbon dioxide to hydrolyze AlCl to A1203 (ref. 45). The composite 
film is processed very much like silicon nitride in that a good quality, clean oxide with 
low interface density is the initial gate dielectric and the barr ier  A1 0 is  deposited 3 
over it. Temperature of deposition i s  normally 9 0 0 ~ ~ .  A1 0 has &so been deposited 3 by r f  sputtering both on silicon and over SiO Good cont ra  of processing and deposi- 
tion conditions a r e  necessary to produce goo%quality films (ref. 46). 
The A1 0 composite i s  particularly attractive since it causes a positive shift 3 in threshold vol$e due to some polarization at the A1 0 - SiO interface which is not 
clearly understood at this time (ref. 47). This voltagg s%ift al&ws for very low 
threshold device structure. 
These alumina layers give good protection against external contamination 
and, like silicon nitride, the use of A1 0 - SiO composite in practical MOST'S is 3 dependent on quality SiO beneath the aumina. 2 2 
Summary 
The efforts within our laboratories and in the literature strongly indicate the 
following: 
(1) Silicon nitride i s  an effective barr ier  to ionic contamination and most 
ambients and is best deposited by pyrolytic deposition. 
( 2 )  It is  an effective hermetic seal film and, when combined with the proper 
beam lead metallurgy, gives hermetic seal reliability at  the chip level, 
(3) It has been found to be completely compatible with beam lead technology 
and no major failure modes have been introduced by the use of it in 
combination with beam lead metallurgy. 
(4) When used a s  a composite with silicon dioxide, it improves the 
reliability and lowers the threshold voltage of IGFET devices, 
( 5 )  The only other dielectric that has a good deal of promise at this time 
i s  chemically vapor deposited aluminum oxide. This film has some 
potential advantages in IGFET structures but further investigations 
a r e  needed. 
A thorough review article on the subject of silicon nitride passivation has been 
used extensively in this section (ref. 35). 
PROCESSING 
Passivation Processing 
Introduction. - Passivation in beam leading consists of a silicon dioxide layer 
sandwiched between silicon and silicon nitride or ,  to a lesser  extent, aluminum oxide 
(refs. 45,49, 50). All agree that the nitride structure produces excellent sealed jurie.lfon 
devices. The silicon dioxide under the silicon nitride has the following requirements 
(ref. 51): 
(1) A minimum of interface states. 
(2) Few alkali metal ions. 
(3) A thickness of > 1000 % . 
Use of the diffusion masking oxide will satisfy these requirements. Properly depos~ted 
silicon nitride, 1000% thick, has proven to be an effective diffusion barr ier  to sodiurrn 
ions. 
Preparation for silicon nitride. - Processing for beam leading is considerecr 
to start  after the completion of conventional IC diffusions. Since high temperature 
processing is required in beam leading, the diffusion drive time may need tailoring, 
All photoresist steps used in the process a r e  standard to the industry (ref. 52 1. When 
wafers a r e  received after diffusion, they a re  processed through the photoresist steps 
to open all contact areas to the silicon. A 5 to 1 buffered hydrofluoric acid* opens the 
emitter and collector windows. In order to assure that the oxide i s  completely removed 
before removing the photoresist, a slice from the lot is tested for continuity in the 
etched windows. Position probes on the base and resistor adjacent openings, if not 
conductive, repeat in etch for 15-second intervals until conductive. 
Photoresist is  removed by placing slices in a commercial stripper, Pndust-Ri- 
Chem Laboratory's 5-100, at 1 4 0 ' ~  for ten minutes and two successive hot triehlor- 
ethylene rinses. An acetone dip and deionized water rinse i s  used. To prevent residues, 
air drying of wafers i s  avoided. Drying i s  accomplished in a specially modified spin 
dryer where wafers a r e  immediately transferred after final rinse. The use of nitrogen 
preheated to 1 5 0 ' ~  allows complete drying in two minutes at 450 rpm, and the reduced 
speed reduces slice breakage. 
RF deposition system. - Silicon nitride i s  being deposited in an rf reaction 
chamber; which is the recommended method. Farmation of the nitride takes 
place by reacting ammonia and silicon tetrachloride o r  silane at elevated 
"~uf fe red  HF: 5(600 n i l  H 0- 400 grams NH F)/l(HF) : 900mA/180 mR. Assays for 4 
chemicals used in prepara%ion of etches a r e  presented in Table 6. 
Chemical 
HN03 
HF 
HCl 
Acetic (glacial) 
H2S04 
H3 P04 
NH4F 
Absolute methanol 
(acetone free) 
I .  (Iodine) 
KI (Potassium Iodine) 
TABLE 6 
ETCHING REAGENT ASSAYS 
Grade 
-
Reagent, ACS 
Electronic 
Reagent, ACS 
Reagent, ACS 
Reagent, ACS 
Reagent, ACS 
Electronic 
Electronic 
Reagent, ACS 
Reagent, ACS 
ASS~JJ 
70.0- 71.0% 
49.0 i 0.25% 
37.0- 37.8% 
minimum - 99.9% 
95.5 - 96.5% 
85.0- 87.0% 
40.0 - 41.0% 
99.5% by volume 
temperatures (refs. 53, 54, 55, 56, 57). This same system is used to deposit silane 
glass by reacting oxygen and silane. A typical rf system consists of a 10-kW power 
supply having a singly wound coil with 15 turns extending 10 inches in length. The re- 
action takes place in a 2 in. x 3-1/2 in. x 24 in. quartz chamber. A silicon carbide- 
coated susceptor 1/2 in. x 2-1/2 in. x 8 in. is  used to hold the wafers. Because of an 
interaction between silicon carbide and the ammonia gas, it i s  desirable to coat the 
susceptor with several microns of high resistivity silicon. A quartz susceptor holder 
allows for a 3' tilt. When setting up a system of this type, the number of eonnectinns 
should be kept to a minimum. Stainless steel tubing, of a size adequate to prevent 
pressure buildup, is recommended. A leak detector is used on all joints except the 
quartz tube to insure a tight system. The gas input to the quartz chamber should be 
very large to insure laminar gas flow. Considerable baffling may be needed to obtain 
uniformity if the input end is not long enough. For consistent results, U. H. P. ammo- 
nia and nitrogen should be used. The oxygen is better than 4- 9's pure. Silarre i s  
easier to work with and monitor when obtained in a 10% o r  less  mixture wit11 nitrogen, 
No refrigeration is needed when using this diluted mixture. Hydrogen has been repiacecl 
with nitrogen as  the carr ier  gas, which improves results and considerably reduces the 
potential hazard. Brooks flowmeters o r  calibrated leaks a r e  used to regulate gas flows 
into a common manifold. Automatic valving which heats when in use can cause pre- 
mature reactions, eventually blocking the valve orifice o r  changing flow conditions in a. 
calibration leak system. The exhaust gases a r e  directed via flexible stainless steel to 
a buruoff. 
Deposition conditions. - Adherence of the nitride layer to the oxide can be 
marginal if the oxide surface has been subjected to contamination. Ideally, the nitride 
should be deposited directly on freshly grown oxide from a high temperature process 
without intermediate processing. The process calls for an insitu 200% silane glass 
deposit followed by a 1000 silicon nitride deposit and a 2000 % silane glass overlay, all. 
at 900°c. This silane under the nitride provides an excellent interface. Wafers are 
prepared for deposition by slightly etching the oxide surface in a dilute hydrofluoric acid 
(10 to 1) for 20 seconds. This removes approximately 100! of SiO where most alliali 2 
metal ions a r e  located (ref. 58). The etching, deionized water rinse, and spin dry  
immediately precede the rf deposition. Wafer loading takes place in a laminar flow I.iood 
attached to the reaction chamber. With a nitrogen flow rate of 8R/min, the susceptor is 
positioned into the center of the reaction chamber and purged for five minutes. It has 
been found that the oxide on some circuits, when subjected to nitrogen at deposition 
temperatures, becomes pitted. The causes for this a r e  not fully understood; however, 
this pitting i s  avoided by purging the chamber for five minutes with 4Q/min of oxygen, 
bringing the susceptor up to temperature in the oxygen ambient and holding it there for 
five minutes. A slice temperature of 8 7 5 ' ~ ,  measured by an optical pyrometer through 
the quartz chamber, is maintained throughout the run. Nitrogen is metered into the sys- 
tem at 80Q/min, the oxygen adjusted to 27 cc/min, and a 1% silane in nitrogen flow 
adjusted to 270 cc/min. The ratio of oxygen to silane i s  10 to 1, yielding a deposition 
rate for silane glass of 100% per minute. After two minutes, the silane and oxygen are 
stopped and the system flushed with nitrogen for five minutes. Silicon nitride is depos- 
ited at a rate of 100,i/min when the 1% silane flow is adjusted to 270 cc/min, the 
ammonia adjusted to 27 cc/min, and the nitrogen flow i s  at  80R/min. After nitride 
deposition, allow a five-minute nitrogen flush and reset conditions for a silane glass 
deposit over the nitride. The deposition conditions a r e  summarized in Table 7. 
TABLE 7 
DIELECTRIC DEPOSITION PARAMETERS 
Uniformity of deposition i s  largely dependent on having laminar gas flow and 
can be controlled by proper baffling at the gas input end. Since 1000 % of silicon nitride 
i s  all that is required and the fact that so little undercutting takes place when etching, 
a thickness variation of 20% or  a range of 900 to 1100 i s  acceptable. The first  silavle 
glass should be kept thin to facilitate subsequent etching. The second silane glass i s  
used only a s  an etch mask. Of prime concern i s  the pinhole density which could effect 
its masking ability. Low temperature (450'~) silane glass (refs. 59, 60, 61) and 
pyrolitically-deposited oxide have been used a s  an effective nitride mask. However, 
the thickness should be increased to 4000.; due to pinholes in this lower quality glass, 
It has the advantage of eliminating 25 minutes at an elevated temperature and a disadvan- 
tage of adding another piece of equipment and another step to the process. A polished 
silicon dummy wafer is cleaned with work slices and used a s  a control. The control i s  
inspected for pinholes and general appearance. Since there a r e  three layers on the 
silicon, no routine optical measurements can be made, For this reason, on a monthly 
0 
basis o r  when gas tanks a r e  replaced, a separate run depositing 4000A of silane glass 
on dummy slices covering the susceptor is made. The glass should look very uniform 
and nonmilky. When baked for 30 minutes at growth temperature in UHP argon, the 
etch rate in "PT7 etch i s  4 to 6 b/sec. TTPll etch i s  300 H 0, 1 5  HF, and 1 0  HN03 and is 
used at room temperature. Etch rate i s  determined by %he difference in thickness as 
measured by an interference technique using a spectrophotometer (ref. 62 ) .  Nitride 
deposited on silicon i s  measured using the same interference technique. An etch rate  
of 7 to 1 0  i/min i s  exyected using a (6 to 1)  H 0-HF etch. If it exceeds 20 8/min, "che 2 
system is cleaned and checked for leaks. Usually an increase in etch rate indicates a 
leak has developed due n ~ o s t  probably to a decrease in film density (ref. 33  ) .  
Wafers a re  niasked with photoresist and etched in the contacts and border areas 
using a dilute (5 to 1) buffered HI" etch for 2-1/4 minutes. Wafers a re  loaded on a teflon 
carr ier  for nitride etching, Phosphoric acid, boiling at 182  1 2 ' ~  in a reflux system 
(ref. 6 3 ) ,  i s  used to etch the silicon nitride with the top silane glass acting as  an etch 
mask. The boiling temperature i s  adjusted by the addition o r  evaporation of water, 
When the system is  stabilized, the teflon slice holder i s  inserted and wafers a r e  etched 
for 25 minutes. Following etching, wafers a re  water rinsed and blown dry with N 2" Silicon nitride has an average etch rate of 150 %/min, but it was found necessary to 
extend the etch time to assure complete nitride removal. Since no in-process monitor 
exists, remaining nitride would not be detected until the masking oxide was removed, 
The result of this over-etching does not affect the devices. The second oxide and the 
contact areas a r e  etched in (5 to 1) buffered HE'. The etch rate is approximately 30j/see, 
Care must be taken so a s  not to remove the border oxide which prevents Pt-Si reactions 
in subseque~zt processing, yet the windows must be completely oxide-free in order to 
form silicide. 
Metallization Processing 
Silicon Contacts. - Cleaning for metallization is very important in order lo 
assure an oxide-free surface on which metal i s  deposited. A thin oxide o r  organics will 
prevent the formation of a uniform contact area. The following procedure has been ~ i sed  
which has consistently yielded excellent results. Removal of organics takes place in an 
oxygen glow discharge (asher) for 30 minutes followed by a two-minute etch (600 H 0; 
15 HI"; 7 HNO ) immediately preceding vacuum system loading. Others (refs, 49, 64) 3 depend on a sputter etch for precleaning. Sputter cleaning i s  not preferred since it heats 
the wafer and can reoxidize the surface if a sufficient amount of oxygen i s  present, xnd 
can redeposit metal from the platen. Various metals have been investigated and evaluated 
as ohmic contacts to silicon; however, only platinum has, up to now, seen extensive use 
in beam lead contacts. Electron beam evaporation and dc and rf sputtering of p la t i~~um 
have been investigated. The best results were obtained with rf sputtering. The sputter- 
ing system consists of a sputtering electrode for each metal and one backsputtering 
electrode with four water-cooled platens for slice holding. 
- 6 After an initial p~unpdown to 3 x  1 0  to r r ,  the chamber is backfilled with l iHP  
argon to a slightly higher pressure (25 to 1 0 0 ~ )  while pumping against a restriction 
(e.g., partially opened HV value). This facilitates plasma initiation after which the 
electrode i s  presputtered for five minutes with the shutter in place. 500 to 800,i of 
platinum is  then deposited in six minutes using conditions outlined in Table 8, 
TABLE 9 
SPUTTERING CONDITIONS 
e Chamber pressure - 25p 
@ Atmosphere - UHP argon 
e RF power - 100 watts 
Formation of platinum silicide takes place at temperatures from 5 5 0 ' ~  to 
7 0 0 ' ~ .  It can be formed inside the vacuum chamber o r  prefereably in a tube type fur- 
nace. Heating in the vacuum system requires jigging which, when heated, adds con- 
siderably to the pumping and makes its maintenance requirement quite leng-thy. It t ies 
up a system and could cause yield loss if the heaters break down during the cycle. A 
furnace, on the other hand, is maintained at 6 4 0 ' ~  and requires very little maintenamce, 
Both 95N - 5H and argon have been used successfully a s  the ambient with argon being 
preferre& 2 
In order to prevent the silicon surface from oxidizing through the thin platinurn 
layer, the wafers a re  immediately loaded after deposition on to a cool boat in a vertical 
position parallel to the gas flow. After a five-minute flush, the boat is positioned in the 
tube outside the furnace end before heating for 20 minutes at 6 4 0 ' ~ .  The boat is cooled 
at the tube end for 10 minutes. Before heating, the platinum surface i s  uniformly colored 
and afterwards is gray in the contact windows. If a change in color i s  not observed, then 
silicide was not formed. The excess platinum over the oxide i s  removed using room 
temperature aqua-regia which does not attack the silicide. Wafers have been suecessfulily 
reprocessed through the cycle providing no shallow junction devices a r e  present (< 0.3 ar,ieromsk. 
The three major metallization systems in use for beam leaded devices a r e  Ti- 
Mo-Au, Al-Ti-Mo-Au, and Ti-Pt-Au. 
Titanium-molybdenum-gold. - The f i rs t  system is titanium-molybdenum-gold 
evaporated by means of an electron beam dual gun, diffusion pumped system capable of 
co-evaporating molybdenum and gold at a pressure of < 3 x torr.  Wafers are 
positioned on an 8-inch diameter rotary substrate holder, having no heating capabilities, 
16 inches above the evaporating sources. Evaporations a r e  done in a 24-inch metal hell 
jar, the surface of which can be heated o r  cooled with water flowing through brazed-on 
coils. Walls a r e  heated when the jar is opened to prevent condensation and, during 
initial pumpdown, to provide outgasing . To increase titanium gettering efficiency and 
decrease outgasing during evaporation, the walls a r e  chilled. After obtaining a bell jar 
pressure of 5 x 10-6 tor r ,  titanium (best available, float zone refined) is evaporated on- 
to the cool bell jar surface, having a shield protect the slices. A rate,  determined by 
a quartz crystal monitor located 16 inches from the source and not shuttered, is adjustecl 
manually to yield 200 i/rniul and i s  maintained for three minutes, at which time the 
chamber pressure i s  ; 1 x 10-7 torr.  The crystal monitor is zeroed and the shutter 
opened until 500 of titnaium is  evaporated. Molybdenum should be of ultra-pure qualitv 
and deposited immediately following the titanium in order to insure a non-oxidized inter- 
face. Because of high resistance and poor adhesion, the molybdenum gold interface has 
proven to be a weak point unless the gold is codeposited for the last 50 .i or  followed by a 
one-hour bake at 3 0 0 ~ ~  after etching excess metal from between gold beams. Molybdenum 
is  deposited at a rate  of 200 i/min for ten minutes followed by a 1400 .i layer of gold 
deposited at a rate of 200 W/min. Measured film resistivities are: Ti = 74 p .a .  em, 
Mo = 40 to 60p. 0 .  cm, Au = 4,u. 0 .  cm. The adherence of titanium is greatly affected bj 
the precleaning. If aqua regia is the last step before evaporation, peeling can be seer? 
during the evaporation o r  if water is allowed to evaporate from the slice surface, peeling 
takes place. A good pumping system cannot compensate for these poor surfaces, Best 
results a r e  obtained by an asher treatment for 30 minutes, a two-minute etch in 600 M 8, 2 15 HF, 7 HNO , D. I. water rinse, and a hot nitrogen spin dry. 3 
Early experiments with this metallurgical system indicated a nonannealable 
damage to the nitride occurs when high energy methods, such a s  electron beam evapora-- 
tion, a r e  used to deposit the metals. The damage produces parameter degradation. on 
MOS devices. 6-V measurements on nitride over oxide typically yield flatbamd voltages 
of 7V for electron beam evaporated metals versus O.2V for filament evaporatio-ns. 
Aluminum-titanium-molybdenum-gold. - A second system uses alumbum 
interconnects and gold beams (refs. 5,13, 64, 65). This system has the advantage 
of accepting wafers from an IC production line following the filament evaporation of 
12,000.~0faluminum. Thealuminumisetchedin900 c c H  PO 30ccNNO, at room 3 temperature for about six minutes using photoresist masking. Gafers  a r e  cr)eaned and 
heat-treated in a nitrogen furnace at 5 0 0 ' ~  to 515'6 for one hour followed by a 600 FI -I0, 2 15 HF, 7 IlINO cleaning for one minute at room temperature for silane glass depositron, 3 A 400°C, 8-inch diameter hot plate having a 6-inch diameter bell jar with uniformly 
mixed reactant gases i s  used to deposit the glass. A rate of 250% per minute is oljtained 
using 7R/min of nitrogen, 50 ec/min oxygen, and 500 cc/min of 1% silane in nitrogen, 
Windows a re  opened in the 4000 8 glass down to the aluminum pad using a 5 to 1 buffered 
HF for 1-1/2 minutes. For more consistent results, it i s  best to remove the photoresist 
and etch for one minute in 600 H 0, 15 NF, 7 HNO just prior to vacuum system loading. 3 As in the first  system, 8 0 0 i  of ?i, 2000; of Mo, and 14008 of Au a r e  electron-beam 
evaporated to form the basic metallurgy for beam leading. The titanium has excellent 
adhesion to the aluminum while the molybdenum serves a s  the barr ier  metal preyrenting 
the formation of gold aluminum intermetallics. The advantages of this system are: 
(1) Aluminum contacts have been investigated thoroughly. 
(2) It provides the capability to apply the beam lead technology to ICPs 
having standard metallization. 
Titanium-platinum-gold. - The third system consists of the Ti-Pt- Au metal- 
lurgy (ref. 48). Of the systems used, this one is least affected by surface conditions, 
Excellent adhesion at all interfaces i s  commonplace. Initially, the three metal layers 
were sputtered, but sputtered gold was later eliminated. An rf sputtering system, havhg 
a titanium and a platinum cathode located 1-1/4 inches above the target with a shutter in 
between, i s  used a s  the depositing system. Immediately preceding loading, the wafers 
a r e  cleaned for one minute in 600 H 0, 15 HF, 7 HNO followed by a D. I. water rinse 3 
and a hot nitrogen spin dry. The oi? pumped system is a s  described earlier for platinum. 
With the shutter in place, a five-minute presputtering is done under a partial argon 
pressure of 20 microns. This and other sputtering steps in the process, including 
sputter-etching, a r e  done at an empirically determined rf power level of 100 watts. 
Presputtering i s  essential to remove the inevitable residual oxides of titanium present 
on the cathode. Since titanium is so readily oxidized, trace amounts of oxygen o r  water 
vapor in the bell jar must avoided. For this reason, it is important that a good leak- 
tight system be used. Titanium is  sputtered at a rate of 100 g/min to a total thickness 
of 900 °n. Platinum is deposited at a rate of 200 i/min to a thickness of 2000 preceded 
by another five-minute presputtering step. These sputtering rates a r e  empirically 
determined. This Ti-Pt system has two separate processing procedures. The first  one 
i s  the etchable procedure (ref. 52) where the platinum, properly masked with photoresist 
covering the metallization pattern, i s  etched using a 9 HCL, 1 HNO 10 H 0 etch at 3.' 2 75' to 8 0 ' ~ .  This takes 1-1/4 to 1-1/2 minutes and leaves the titanlum as  the conductive 
metal for gold plating. The second procedure requires gold plating directly on the Pt 
surface using the Ti and Pt a s  the conductive metals for gold plating. Table 9 summarizes 
the advantages and disadvantages of the two procedures. 
TABLE 9 
COMPARISON BETWEEN CHEMICAL AND SPUTTERING ETCH 
DEFINITION SYSTEMS 
Advantages 
Chemical Etch 
@ Batch Processing 
Sputter Etch 
0 Uniform current density during 
plating 
0 One less  photoresist step 
No undercutting of PT 
e Excellent definition 
Disadvantages 
Control of etching uniformly Limited to small batches in 
0 Photoresist adherence during sputter etcher 
hot HCL etch Shorting between beams 
Nonuniform plating 
Gold plating. - Gold beams are  electroformed in two steps using separate 
photoresist techniq~~es (ref, 52). A positive type resist ,  Shiply AZ 1350, is used fair the 
interconnecting metal since fine line geometries a r e  needed. In the second plate, where 
fine geometries a r e  not needed, a negative resist ,  KTFR, i s  preferred because of 
better durability for the longer plating times required. Various types of slice holders 
a re  used; however, all strive to prevent plating on the silicon back surface by pressing 
the wafer against a nonconductive flat surface. Acid type gold baths (refs, 52, 67) ,  
having a gold content of 0.7 to 1 .5  troy oz per gallon, a density of 14' to 16' baumc, 
and operating at a temperzture of 4 5 ' ~  a re  suitable for plating interconnects and beams, 
In addition to adhesion, thickness and ductility a r e  the prime concern. Thicknesses a re  
checked optically during the course of plating. A microhardness test (see Bonding 
Section) after plating i s  used a s  a measure of ductility. The ductility is affected by the 
plating rate and inclusions, both metallic and organic. 
Organics a re  controlled by carbon activation. The gold content, pb, and 
density a r e  adjusted weekly. Metals which a r e  known to harden gold a r e  maintained at 
quantities < I%* Cadmium, for instance, has been found to be a contaminant (ref, 68 1.  
Metal parts in contact with the plating solution should be gold-coated with the exception 
of the platinum-coated titanium electrode. Interconnecting metal i s  plated to 0 .1  mil 
using 3.5 mA for 40 minutes. Beam buildup requires 3.5 mA for 90 minutes to yield 
a total thickness of 0.5 mil. A current density of 2 to 3 amps/ft2 i s  used. A chip is 
taken from every fifth processed slice and air-baked for 15 minutes at 3 5 0 ' ~  and com- 
pared with the mother slice for beam discoloration. Grossly contaminated plates a r e  
detectable using this technique. Completed wafers a r e  baked for 1.5 hours in a nitrogen 
atmosphere at 3 5 0 ' ~  to improve beam adherence. 
Definition. 
Titanium-platinum-gold (chemical etching technique): Titanium is etched f rom 
between the beams using a 9:l:l (sulfuric, hydrofluoric, water) etch for approximately 
ten seconds at room temperature. Gold beams are  used a s  the etch mask. Care should 
be talien so a s  not to overetch, to avoid beam undercutting and weakening of the b e m ~  
adhesion. This i s  the most widely used technique today. 
Titanium--platinum-gold (sputter etch technique): Removal of the platinum using 
gold beams a s  the mask is accomplished by sputter etching. Sputter etching can also he 
used a s  an iusitu cleaning prior to metal deposition. Uniform removal from areas having 
a width of < 0.2 mil a re  practical without undercutting the larger areas,  a drawbat:!; in 
chemical etching. An rf system, as  described in the Metallization section, with a sputter 
etch station is used. Slice holding platens a re  made of aluminum because its low sputter- 
ing efficiency reduces possible redeposition onto the wafer and its ability to uniformly 
remove heat reduces the generation of hot spots. The platen should be flat so as not to 
affect the rf field. Initial pumpdom is to the low 10-6 to r r  range. 
, Either of two procedures can be followed for effective platinum removal. One 
i s  to use argon as  the ionizing gas; this depends upon knowing fairly accurately the 
removal rate. Using empirically determined time, partial pressure, and power, the 
bombardment can be stopped somewhere in the titanium layer. This requires a thicker 
titanium layer to insure platinum removal. 
The second procedure is to meter in separately oxygen and argon to form a 
10% oxygen in argon ionizing gas. This method causes the titanium, when reached, to 
form a very slowly etching surface oxide which protects the thin titanium below. Larger 
platinum thickness variations can be tolerated. In both cases,  the thickness of gold has 
to be increased slightly to compensate for removal during etching. Practical sputter 
etching parameters a r e  a partial pressure of 45 microns and an rf power of 100 watts, 
Target distance is fixed at 3/4 inch. Sputter etch rates have been determined to be 
200 -5 per minute for platinum and 90 per minute for titanium. The thin oxide on the 
titanium can be removed by sputter etching in pure argon after pumping the oxygen. In 
doing this, the less than 400,i of titanium is  f ree of oxide and i s  etchable in 20 seconds 
using concentrated sulfuric acid at 9 0 ' ~ .  Sputter etching is being perfected at this time. 
One of the difficulties with sputter etching is the shorting between beams probably caused 
by redeposition of platinum along the edge of the nitride. 
Titanium-molybdenum-gold: Each metal i s  removed selectively using chemical 
etches. Gold is removed at about 200 i per  second using 4:4:1 (potassium iodide: D. I, 
water-iodine) etch. Molybdenum is  etched in 1-1/2 minutes using a 2:2:1 (acetic: 
phosphoric: nitric) mixture. Titanium is  removed in 20 seconds using concentrated 
sulfuric acid at 9 0 ' ~ .  
Summary: Both the chemical etch and sputter etch techniques must be considered 
on their advantages and disadvantages for the particular devices being processed. 
(1) Chemical Etching Advantages 
Expensive equipment i s  not required. 
Higher volume. 
No induced damage to the nitride. 
( 2 )  Chemical Etching Disadvantages 
Undercutting problem. 
Added photoresist step and its possible problems when masking 
against aqua regia etch. 
(3) Sputter Etching Advantages 
Eliminates a photoresist step. 
Spacing between interconnects and beams can be realized. 
No undercutting problems. 
Yields a r e  very high. 
(4) Sputter Etching Disadvantages 
In MOS devices, induced parameter damage to the device results, 
Very expensive equipment if purchased specifically for this step. 
Increased processing time. 
Limited amount of wafers processed per run. 
Platinum shorting problem possibly caused by redeposition. 
Slice Thindown 
Silicon thickness must be critically controlled when using a nonpreferential 
etchant. Slight variations in thickness result in overetching areas  which can sigxificanihy 
reduce yield. Various type carr iers  have been used for mounting of wafers. They 
include Lucalox, Vista1 (ref. 52 ) , Sapphire (ref. 53 ) , and glass. All disks must be 
translucent and have .= 0.1 mil thickness variation. Economically, used photolitl-ingrapraie 
plates can be cut and used a s  carr iers .  These disks a r e  lapped using 40.31 D, I ,  water; 
1.75R Ethylene Glycol; 1.75R Rustlick (Rust-Lick, Inc. ); 8.75R W5 compound (Micro 
Abrasives Corp., Westfield, Mass.) for 15 minutes. A pattern of circular depressions 
i s  etched into the lapped surface using a 4:l buffered HF etch for 15 minutes, TI~ese 
depressions allow the bi-wax to hold the wafer more securely. The back surface of the 
disk i s  masked during etching. Bi-wax (Biwax Corp., #7050) i s  used to mount the wafer 
to the carr ier  disk at 1 8 0 ' ~ .  It is  applied to the preheated lapped surface of the disk 
and allowed to outgas. To insure the removal of a i r  bubbles, a vacuum jar can be used, 
A preheated wafer i s  hand-pressed into the wax using a rubber-tipped metal cylinder, 
Wai~ thickness i s  limited to a maximum of 0,3 mil with no visable bubbles. The silicon 
surface in contact with filter paper i s  placed on the rubber-coated bottom plate of the 
hydraulic press. (See Figure 5.) Upon reaching 150°c, a pressure of 200 lbs is ;z;splied 
for the 10-minute heat and the quick cool cycles. No a i r  bubbles should be visable when 
inspected. Thinning the silicon down to 2.2 mils i 0.2 mil can be accomplished by 
grinding, lapping, etch, o r  a combination thereof. The finished thin-downed surface 
should be rough in order that the photoresist hold up for longer etch times. Silicon is 
removed by using the same lapping compound a s  described in the disk preparation, 
Lapping i s  preferred to etching because of better thickness control. 
HYDRAULIC PRESSURE 
Figure 5. Mounting Device for Wafer Thindown 
Silicon Etch- Through 
Photoresist i s  used a s  an etch mask for die separation (ref. 52).  kli@rnent 
of the etch-through mask i s  accomplished by either a dual optics system or  an i&rsred 
alignment system. The infrared system i s  affected by surface conditions, and cannot 
be used to form a metallization pattern on the silicon back side. A dual opties system 
has none of these drawbacks; however, it does require a prealignment procedure using 
a test pattern prior to use. Silicon etching for separation can be done using a 5:3:3 
mixture (EENO :KF:CH CO H) at room temperature (ref. 52 ). Reproducable results 2 
a r e  obtained using a 5:%:2 ?HNo~:HF:cH C02H) etch, with a small amount (two drops) 3 
of silver nitrate from an eye dropper at -6OC using a rotary etcher. This low tempera- 
ture  is maintained using a refrigerated recirculated mixture of alcohol and water having 
a specific gravity of 0.95. Silicon has an etch rate  of 0.33 mil per minute in this low 
temperature etch. Slices may be inspected periodically during the etch. Post-balcing 
of the photoresist to obtain good adherence during etching, but allowing removal using 
a wet a i r  blast, must be controlled. In order to test ,  silicon dioxide i s  removed from 
the back sides of the beams using a buffered HF etch. 
Anisotropic etching of silicon (refs. 50, 69, 70) i s  definitely the preferred 
process. Use of the preferential etch requires the silicon to be (100) oriented, 
Increased yield at etch-through, because of better etch control, a r e  the primary 
reason for going to (100 ) material. With two-inch wafers being processed through 
beam leading, yield from the etch-through step can be significantly increased using 
anisotropic etching, because of reproduceable etching. Thin-down tolerances can be 
lessened if not eliminated. Finer geometries a re  obtainable leading to a i r  isolated 
circuits. 
Aluminum System 
Two processes have been used to fabricate aluminum beam-leaded devices, 
The first  process (refs. 5, 71) deposits aluminum via tungsten coils to a thiclcmess of 
51.1 over the entire wafer. The wafers a r e  positioned about 5 cm from the sources and 
rotated. Precautions a r e  taken to insure a high purity aluminum deposit since impuwi- 
ties in the a lumin~~m can affect the etching conditions. A photolithographic mask is used 
to define the interconnecting structure and the beams simultaneously. Etching of this 
thick aluminum limits the closeness of interconnecting metallization, particularly in. 
the contacts. Photoresist adhesion during concentrated phosphoric acid etching can be 
a problem. Heat treatment of the aluminum contacts (p. 35 ) follows definition. 
With the second method (ref. 6), standard aluminum metallization (6000 to 
80001) is evaporated, defined, and alloyed with the silicon in the contact areas,  A low 
temperature silane glass is deposited and windows opened through this layer photo- 
lithographically over the underlying aluminum in the bonding areas around the periphery 
of the chip. A heavy evaporation (5y to lop) is used to deposit aluminum over the entire 
wafer. This deposit provides the metal from which the beams a re  defined in a final 
photoresist and etch in phosphoric acid at 5 5 ' ~ .  
Standard beam-lead thindown procedures (p. 39) and separation etches a r e  used 
with both processes. 
The second method has the advantages of allowing discretionary application of 
beam leads following standard IC processing. However, high resistance contacts between 
the two layers of aluminum may result unless care  i s  taken, similar to that outlined for 
the Ti-Mo-Au process, to remove contamination o r  oxide residues in the bonding area 
windows prior to the second evaporation. 
BONDS AND BOND TESTING 
Introduction 
Since so many of the reliability and, incidentally, cost problems associated 
with contemporary microcircuit fabrication a r e  to be found in the area of bonded inter- 
connects, i t  is  obvious that any scheme which can reduce both the number of reliable 
bonds and the complexity of the bonding processes can only result in an improvement in 
these areas.  If, in addition, the method provides the likelihood that the fewer bonds 
themselves will be more dependable, the advantages to such a technique a r e  even more 
attractive. The Beam Lead Technology in many ways i s  just such a system. Were, for 
the first time, is a system which, among its other advantages, provides the possibiliw 
of completely automated handling and bonding systems for complex semiconductor de- 
vices. The implications here in terms of consistancy in bonding, reduction of the hand- 
ling of delicate structures and the relative simplicity of the machinery now available 
augur well for the reliability of beam lead devices. 
Unfortunately, Utopia has not yet arrived. While much work has been done in 
the bonding of beam leaded devices, their very nature poses some new and unique prob- 
lems to the chip joining situation. 
It will be the intention in this section to discuss the nature of the joining prob- 
lems, the current efforts in their solution and, where possible, the degree to which the 
technology is reflecting the promi s e  inherent in Beam Lead. 
Since far and away the most commonly used basic technique for joining beam 
leads is some form of thermo-compression bonding, this method will be briefly dis- 
cussed first. The restrictions imposed on the system by beam lead, not the least of 
which is size,  and the advantages unique to this approach will be discussed, a s  will the 
various adaptations of thermo-compression bonding to beam leaded devices which have 
been reported. 
Other methods of beam bonding have been used and a r e  still under investigadim, 
These, too, will be discussed. 
The all-importarrt problem of bond inspection and evaluation, both destructive 
and non-destructive , which, in the opinion of many, has still not been satisfa etorily 
solved, will be discussed along with its corcllaiy, in-process material and process eon- 
trols which a r e  slanted toward the ultimate mechanical integrity and bondabikity of fs'trbri- 
cated beam leaded devices. 
A comparison of the reliability of the beam lead approach to other me~-bods of 
automatible bonding systems will be included in the section on reliability. 
Thermo-compression Bonding 
Thermo-compression bonding has been in use extensively since the late f i  [ties 
for  making electrical connection to semiconductor devices, being originally introduced 
for the direct bonding of gold wires to active areas of silicon and germanium devices 
(refs. 72, 7 3 ) .  In more recent years the term has come to mean more - those 
joints which a r e  effected between two metallic components, such as  a fine gauge wire 
and the metallized surface of a semiconductor o r  package. Bonds a re  formed by tile 
diffusion of the components of the joint, under the influence of heat and pressure,  across 
the original interface. As a matter of fact the measure of a good joint is the absence 
of the original interface where the joint components a r e  of the same metal (ref.  74) .  
When bonds a r e  made with this technique, i t  is common to achieve joints stronger than 
the wire. While thermo-compression bonding is a rather straightforward teclaniq~~e. 
there a r e  some requirements which a r e  necessary to assure reliable bond formation, 
The most important of these are: 
(1) At least one of the members must be ductile at  the time of bollding 
This prevents elastic deformation which could weaken bonds upon 
recovery as  the pressure is released. 
( 2 )  Adequate pressure to promote intimate contact and sufficient thermal 
energy to cause diffusion to occur in a commercially reasonable time 
must be supplied. 
(3) Clean surfaces in the interface a re  essential. Those metals with 
tenacious natural oxides, such a s  aluminum require special bonding 
techniques. Thermo-compression bonding of aluminum has for this 
reason now largely been replaced with ultrasonic joining methods. 
In thermo-compression bonding there i s  no gross melting of the metal in either 
member (welding) nor is any filler metal used (soldering). One unique advantage to this 
bonding method i s  that joints a r e  not limited to the temperature a t  which they werc ori- 
ginally formed. All-aluminum systems, combination aluminum-gold, and, most 
ideally from the point of view of joint performance, all-gold systems have been used 
in the manufacture of semiconductor devices, 
In practice a wedge has been used to apply pressure to the wire being joined, 
the amount of force applied being such as  to produce the desired deformation which is 
generally in the range of 20-5070. Because of the notclring effect caused by the wedge, 
the wire itself is weakened if strict  control of the bonding parameters is not maintained, 
Gold ball bonding, the other common thermo-compression method used in wire bonding, 
geometrically avoids the notching problem and at the same time provides a larger j3int 
area without an increase in wire diameter (ref. 75 ). Bakes and Baker and Jones (reL'R6 ) 
have advanced the interesting idea that the plastic flow caused by the bonding Goo1 con- 
tributes to bond quality. In their view relative metal displacement in the plane of the 
bond interface produces a cleaning action. The "eyelet bond, which they suggest, is 
an attempt to maximize metal flow in this plane which, in turn, produces improved in- 
terfacial conditions. The sensitivity to bonding force can also be reduced by the choice 
of heavier, more compliant metallization on substrates o r  bonding posts (ref. 17).  
For a typical thermo-compression bond with gold wire to gold thin films, kern- 
peratures in the order of 300°C a t  the bonding interface a r e  used for a dwell time of 1-5 
sec. Pressures of 50 grams a r e  appropriate for 0.001 inch diameter wire, while 250- 
350 grams are  necessary to produce the required deformation in wires 0.004 inch in 
diameter (refs. 77, 78). Heat is generally supplied via the substrate from a heated 
clamping device. While the same general conditions a r e  used for gold to aluminum 
joints, i t  is necessary to control the pressure and temperature more closely. 
Bond evaluation is usually done by 45Q pull testing equipment, Bonds a re  com- 
sidered good when the break occurs in the bonded wire a t  a point away from the transi- 
tion area in the bond a t  a level equivalent to the ultimate breaking strength of the wire. 
In the case of one mil diameter gold wire,  the ultimate breaking strength is about 6 .5  
grams. 
There a r e  few literature references to specific requirements for the materials 
used in bonding; however, there i s  widespread agreement that soft and ductile materials 
a r e  preferred. Annealing is frequently mentioned in connection with the gold wire. It 
has been shown (ref. 76) that wire will anneal in the vicinity of the bond under some con- 
ditions. (As will be discussed in the section on bonding beam leads, however, it will 
be shown that this is not necessarily the case with electroplated gold beams.) 
Of course, most of the semiconductor bonding operations were done with the 
aid of manually manipulated machinery, one bond a t  the time, a s  indeed were the initial1 
beam lead devices (ref. 79). 
This rather brief description of the basic thermo-compression bonding process 
has been limited to those factors which have been found to have application in the eon- 
sideration of beam lead bonding using methods based on these ideas. One of the major 
goads to the development of beam leaded devices was the cost factor which is involved 
in the manual production of multi-leaded chips. Equally important, moreover, was the 
inherent variability in such an operator sensitive procedure. 
These factors have lead to the development of simultaneous, o r  at least rapidly 
sequential, automatic bonding of complex ICs made possible by the beam lead techr~ology 
which can supply devices with exactly located bonding areas ,  an obvious prerequisite to 
automatic handling and bonding sys tems. 
Bonding Methods For Beam Leads 
There a r e  a number of approaches to bonding beam leads to substrates based 
on thermo-compression bonding. These range from manually bonding one lead st a tinre, 
similar to gold wire bonds, to the simultaneous joining of as  many as thirteen chips. 
with a total of seventy-six leads, to the same substrate (ref. 80).  Machinery has been 
described which will not only bond beam leads automatically but will also t ransfer ,  test 
and position chips onto substrates (refs. 81, 82). The literature, however, indicates 
that the presently preferred methods of beam lead bonding lie between these limits. al- 
though individual bonding of beams i s  a popular tool for laboratory work (refs. 83, 84) 
and GTE Laboratories has developed a tape controlled tool for thermo-compression 
bonding of beams in opposing pairs,  o r  singly, in any sequence (ref. 85 ). 
The most commonly used thermo-compression -based bonding methods for beam 
leads at present would include: 
(1) Wobble tool 
(2) Compliant 
(3) Mechanical o r  electrical thermal pulse 
Wobble tool bonding. -- The main additional constraint encountered in anrrltiple- 
beam-lead bonding arises from the difficulty in providing adequate planarity for the bokld- 
ing tool. Because of variations in metal thickness, substrate thickness and warpage. 
not a problem in the thermo-compression bonding of wire o r  individual beam leads, 
some form of compliancy between the tool and the bonding surface must be indrodtxeed, 
One such method, termed "Wobble Tool" was developed by Bell Telephone Laboratories 
and described by J. E. Clark (ref. 86). 
With this technique the beams on a chip, which is placed in registration on the 
appropriate substrate, a r e  bonded sequentially under pressure from a heated tool which. 
wobbles around an axis normal to the back surface of the beams. In the original form 
of the wobble bonding equipment described by Clark, the wobble action was generated in 
the work-holding table. Commercial bonding equipment builders have transferred the 
tilt to the tool, mainly to improve chip handling capabilities (ref. 87).  Because only 
two o r  three beams a re  in contact with the bonding surface of the tool a t  a given point 
in the cycle, the tool has a tendency to follow irregularities providing more even bond- 
ing pressure,  especially in depressions. The same action prevents o r  reduces the de- 
formation of those beam leads which a re  thicker o r  higher than other beams on the chip, 
Because beams spacings are  so small, excessive deformation can cause shorting of ad-. 
jacent beams as well as  weak mechanical connections similar to those experienced when 
excess pressure is used in the thermo-compression bonding of fine wire. More recent 
studies (ref. 88) have shown that even on a single chip, variations in the beam ~l iekness  
of nearly 50% can be accommodated with the wobble tool with no noticeable mechanical 
weakening. 
Beam lead devices a r e  coinmonly used in multiple arrays on a common st&- 
strate containing the necessary interconnecting wiring and often including air-isolated 
crossovers. It is  obviously i m p o r h t  that the bonding operation must avoid damage to 
these delicate structures. With the wobble bonding techniques currently available, the 
tool can be adjusted such that a crossover a s  close a s  0.006 inch from the end of a beam 
being bonded can be completely avoided. Such techniques are  in use for multichip 
packages. Since wobble bonding requires no heated work-holding devices for most 
types of substrate, only the outboard ends of the leads need be heated, and this spares 
the active device an exposure to temperatures high enough to cause degradation in 
operating parameters. The addition of ultrasonic energy to the wobble tool may 
further reduce this factor. Such techniques are  currently being investigated in our 
Laboratories and elsewhere (ref. 86). 
A significant drawback in the use of the wobble bonding approach is the Errsited 
range of chip sizes which can be handled with a single tool. This would be a particular 
problem in multi-chip applications where chips of different sizes can be required on the 
same substrate. 
Bonding parameters are  also sensitive to the number and sizes of beams on a 
chip and this too can cause problems in multi-clip work. 
Bonding parameters: Aside from mechanical alignment, the essential bond- 
ing parameters a r e  time, temperature and pressure. Generally the bonding tempera- 
ture specified a t  the bonding interface is 300'~.  This, together with the type of 
substrate, the metallization thicluresses, and tool design will determine the temperature 
of the tool which is typically in the range of 450-600°C. 
Pressure during bonding is set by limiting the deformation as in thermo- 
compression bonding. The close spacing between beams imposes an additional re- 
striction on the amount of deformation, and the pressure, in order to avoid shorting 
of adjacent beams. A typical deformation would be of the order of 20-30% in thickness 
using a tool force of 1.5 to 2.0 pounds. 
Two rotations of the wobble tool requiring a total time of 3-4 seconds appears 
to be standard practice, although one cycle has been found to be sufficient in our labor- 
atory when ultrasonic agitation is added to the bonding tool. 
The tools a re  designed to contact the outboard 50-65% of the beam len@b. The 
details on bonding parameters have been abstracted mostly from references 25, 86, 81, 
and 88 to which the reader is referred. 
Compliant bonding. -- Another approach to the problem of planarity in the s i -  
multaneous bonding of beam leads uses the equivalent of a soft, conformable tool which 
can accommodate surface contour irregularities by plastic deformation. Such a tcch- 
niclue, called "compliant bonding, has been described by Coucoulas and Crmsbton 5: 
Western Electric (ref. 89 \, 
The compliancy is provided by the insertion of a plastically deformable material 
between a hard faced bonding tool and the material to be joined. Not only does this 
material deform to compensate for non-planarity, but i t  also limits the force which can 
be applied to protrusions since pressures greater than its elastic limit simply cause it 
to flow around the protrusion. The use of a compliant medium in the bonding of lends 
to electronic devices appears to have been particularly successful. Wide ranges in 
thickness of adjacent lead wires have been successfully accommodated (ref. S 9 ) ,  and 
the process appears to be relatively independent of the usual thermo-compression bond- 
ing parameters once the minimum conditions for plastic flow of the compliant medium 
have been attailied (ref. SO ) . 
The prevalent application of the technique to beam lead bonding calls for the 
insertion of an aluminum tape, in which a hole a few mils larger than the die has been 
punched, between the bonding tool and the back side of the beams. When pressure is 
applied, the 5-10 mil thick tape transmits the force through the underlying beams to thc 
interface with the substrate and causes thermo-compression bonds to occur sinlullan- 
eously on all  bonds under the tape. Since the tape is thicker than the silicon chip, the 
heated flat-faced tool never comes in contact with the chip. A new tape location must  
be used for each bonding operation since the metal is permanently deformed in the areas 
of contact with the beams by plastic flow as  the bonds a r e  formed. The operation can 
be extremely rapid, with good bonds reported in less than two seconds (ref. 8 9 ) .  T11e 
fact that the hole in the compliant member must be properly shaped to fit each chip con- 
figuration i s  a drawback to the method. This has been successfully avoided, particularly 
for the case where chips have beams on only two sides, in a compliant technique de- 
veloped by H. J. Ramsey of GTE Laboratories. Here a pair of aluminum ribbons whose 
spacing is easily adjustable i s  used a s  the compliant medium. A system of guides main- 
tains these tapes, with the space between them adjusted to the device a t  hand, bct~vcen 
the bonding tool and the backs of the beam leads. Contact between these compliant mem- 
bers  and the beam leads i s  thereby restricted to the outboard ends. The bonding energy 
from the flat, heated tool is transferred in the same manner a s  with the perforated tape. 
As in the case of wobble bonding, the narrow tape limits the action of bondhg tool to 
the extremities of the beams, an advantage in multi-chip work. 
Compliant bonding is also admirably suited to laboratory work. Since a 
heated, flat tool with a smooth vertical motion and capable of delivering a total vertical 
force of 30-50 pounds i s  relatively easy to build, the provision of suitably shaped com- 
pliant material in alignment with the bonding surfaces i s  all that is necessary, Sub- 
strates,  particularly alumina, a r e  generally not flat. For this reason, and becatwe of 
the large forces involved, the substrate support should be small and centered under 
the bonding tool if cracking is to be avoided. A small square of 0.005-inch aluminum 
shim stock centered under the bondhg area has been found to serve the purpose. The 
amount of deformation can be controlled by the choice of the material and shape of the 
compliant medium (ref, 89 g , although 2024 aluminum is recommended for joining gold 
wires and beam leads to gold metallization patterns. Some restrictions must be placed 
on the size and surface condition of the compliant medium to prevent the formation of 
bonds between it and the beam leads o r  bonding tool. Coucoulas (refs. 80, 89) treats 
these considerations rather thoroughly. To avoid excessive tool temperatures when 
bonds a r e  being made to nletallized alumina o r  other thermally conductive substrates, 
a non-metallic work support is desirable. 
In addition to providing compensation for surface irregularities, complimt 
bonding provides the required control of deformation so necessary with the closely 
spaced beam leads since material tends to be preferentially extruded toward the chip 
along the axis of the beams. The reduction of lateral extrusion reduces the tendency 
for adjacent beams to short. Beam leaded devices with spacings as small a s  0,0015 
inch have been successfully bonded with this technique (ref. 80 ). The breaking strengtl~ 
of beam leads bonded in this manner approaches the tensile strength of the beam, and, 
with the absence of nicking and notching, peel failures generally occur in the beam it- 
self away from the joint (ref. 89). 
One of the shortcomings of the compliant bonding technique arises from the 
problems of compensation for beam hardness. Since a particular compliant material 
can only develop beam deformation forces up to the yield point, excessively hard beams 
may not be deformed before the onset of plastic flow in the compliant member. Inr one 
lot of beamed chips in these Laboratories, i t  was necessary to use a nickel complimt 
layer to produce adequate deformation to form good bonds. Evidently the ductility, or 
hardness, of the plated materials must be controlled to avoid inadequate deformation, 
Mechanical and electrical thermal pulse bonding. -- An aspect common to the 
methods of bonding beam leads is  the idea of supplying a limited but precisely con- 
trolled amount of energy to the bonding site. The energy gating can be accomplished 
mechanically, by controlling the contact time, o r  electrically, by controlling the a- 
mount of energy available. In any case the bonds are  formed by the basic thermo- 
compression mechanisms. 
Electrical thermal pulse bonding: The electrical thermal pulse method de- 
scribed by Mallery of Bell Laboratories (refs. 83,843) utilized a tungsten carbide wedge, 
heated by a current pulse, as  the bonding tool. While the method is basically a one- 
bond-at-a-time technique, it does offer remarkable freedom from the adverse effects 
of surface contaminants (ref. 83) and a wide tolerance to the pressure and temperature 
of the bonding tool. Since bonds a re  made singly, additional topography compensation 
is not required. These factors make this method ideally suited for laboratory work. 
The small forces involved and the sharply localized heat source allow this method to 
be used in bonding beam leaded devices to metallized organic substrates such as Kapton 
and various printed circuit boards, as well as  the more widely used ceramic and glass 
substrates. 
In some applications a loop of resistance wire has been substituted for the 
heated carbide wedge (ref. 90). Some experience with this technique has been gained in 
our Laboratory. While successful bonds have been made on the equipment (ref. Sfi) ,  the 
drawbaclts to the system a r e  numerous. It i s  difficult to localize the heat ad the point 06 
contact between the wire and beam lead. Oxidation and flaking of the refractory wire 
(usually nichrome) cause the heated area to shift during use, and sliding caused by U'Y- 
controlled thermal expansion of the heated wire can damage delicate beam lead str~xctures, 
In a recently completed study for Rome Air Development Command (ref. 85 j, a group 01 
beam leads bonded with this technique showed considerably less deformation than normal. 
It  turned out that the beains in this group were harder than usual. From these observa- 
tions i t  appears that no significant annealing occurred during the bonding. This mzy have 
been due to poor energy coupling with this bonding technique, casting further suspicion 
on the pulse heated wire approach to beam lead bonding. 
Mechanical thermal pulse bonding: This method uses a heated hard-faced ram 
to supply energy to materials to be bonded. The amount of energy transferred is mainly 
controlled by the time of contact between ram and the work. It i s  basically a multi-bond 
tool and compliancy must be provided. The method has been described by Cushman 
(refs. 74, 91). 
This method, using a suitably shaped tool, gimballed to provide a degree of corn- 
pliancy, was used for simultaneous bonding of beam leads (refs. 90, 92, 93). Because of 
difficulties of control of deformation o r  the larger pressure required (1.5-2 pounds per 
beam), the method appears to be losing favor to wobble tool and compliant teehniqtres. 
One advantage, however, that the method shares with wobble bonding lies in the fact 
that the tool itself can be used a s  a chip transfer tool with the addition of suilable vac- 
uum porting. 
Other bondinv methods. -- Eyelet, ultrasonic, parallel-gap , laser , soldering 
and adhesive bonding methods, though considerably less prevalent, have found applica- 
tion in bonding beam leads. With a few exceptions, most a r e  one-at-a-time bonding 
methods which can be particularly versatile in laboratory work. Addition utility can be 
realized by the combination of these methods with tape-controlled positioning equipi17enl 
such a s  mentioned earlier. Incidentally, one of the outstanding advantages of the in- 
dividual bond methods is relief from the necessity of providing specially shaped boks 
o r  compliant members to fit each silicon chip, since beam sizes tend to be eonsistmt 
regardless of the chip dimensions. 
Eyelet bonding: Eyelet bonding, which has been demonst rated to provide good 
bonding in spite of surface cleanliness problems has been used in these Laboratories in 
the bonding of high reliability beam lead systems for WPAFB (Contract No. F336l5-68- 
C-1632) and in the joining of microwave devices where the maintenance of spatial dimen- 
sions is ixpo  rtant. Because of the high frequencies involved excessive lfBuggimgu and 
beam deformation have proved to be detrimental to the microwave properties of Schottky 
diodes, PIN devices and capacitor chips. With the eyelet bonds used on these devices, 
formed with a silicon carbide tool shaped as  a hollow cylinder, it was possible to 
control the lateral and axial extrt~sion of the beams and a t  the same time provide adeq~~ate 
deformation to insure sound bonds. Figure 6 depicts a beam lead eyelet bond. Note the 
lack of severe lateral deformation, For a beam width of 0.005-inch, a typical eyelet 
tool would have an outside diameter of 0.004 inch and an inside diameter of 0.0015 inch, 
Pressures of 350-450 grams would be appropriate. In our practice both substrate and 
tool a re  heated; the former to 250'65 and the latter to 3 5 0 ' ~ .  The amount of energy 
coupled to the bond is controlled by the tool temperature and duration of contact, hence 
eyelet bonding is esselltially a mechanical thermal pulse method. The sketch in Figure 
7 depicts schematically, the tool shape, the relation of the bonding members and the 
axial cross section of the completed bond in a beam lead, 
Ultrasonic bonding: Both gold and aluminum beam leads have been bonded us- 
ing ultrasonic techniques. In fact, dtrasonic agitation appears to be the most reliable 
method with which a reliable aluminum joint can be made. While the method is mainly 
a single bond system, multiple simultaneous bonds on two sides of a chip have been re- 
ported together wit& a method for providing the still necessary tool-to-bonding surface 
compliancy (ref. 71 ). The fact that bonds can be formed at room temperature is also 
a significant advantage where temperature-sensitive components are  involved. The 
well-known ability of ultrasonic bonding systems to disperse surface contaminants is 
also an important feature, particularly in the repair of unbonded thermo-compression 
joints. This spares devices an additional exposure to high temperatures, and is es- 
pecially attractive considering that surface contaminants may have caused the bondbg 
inhibition originally. 
When bonds are  made to inorganics, printed circuit boards and other relatively 
soft substrates, i t  may be difficult to impart sufficient bonding energy without excessive 
power levels. The oscillatory displacement of the bonding tip must be carefully con- 
trolled with short beam leads to avoid chip damage (ref. 83) .  Since the bonding tip os- 
cillation occurs more o r  less unidirectionally, the method is at present limited to single 
beam joining o r  multiple beam joining on two sides of a chip. Four sided chips ordin- 
arily require a t  least two bonding operations. With this limitation in mind, an ultrasonis: 
torsional beam lead bonder is  mder cornideration (ref. 94). In order to bond beams 
on four sides of a chip simultaneously, a vibration around the vertical axis of the tool 
i s  used, in contrast to the more conventional linear oscillation. 
Four sided bonding with the addition of ultrasonic agitation to a wobble tool is  
a subject currently under investigation a t  these Laboratories. Successful bonds on 
multileaded :hips have been performed at room temperature on this equipment, but 
sufficient history on this cold ultrasonic method has not been accumulated to permit a 
thorough evaluation of the process. 
The addition of heat to the ultrasonic bonding tool allows the promotion sf the 
necessary deformation and metal flow at reduced ultrasonic energy levels. Coucoulas 
(ref. 95) has found that increased "liquidity" occurs in the bonding of copper wire  at 
150-2 00' C; this prevents strain hardening during bonding, and provides better inter- 
facial contact and crystal structure in the bond areas. Application of such a teebique 
to the bonding of beam leads could result in the more rapid formation of reliable bonds. 
Figure 6. Beam Lead Eyelet Bond 
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Figure 7. Beam Lead Eyelet Bonding (Not to Scale) 
Parallel-gap bonding: In parallel gap bonding, resistive heating in the beam it- 
self, caused by the passage of current through i t  through a pair of closely spaced elee- 
trodes, produces the temperatures necessary for bonding. While the method does have 
some application in the a rea  of the non-ceramic substrates, i t  suffers from the varying 
contact resistance often present on the backs of the beams due to residual SiO2 or ti- 
tanium. Maintenance of the tips and the high degree of operator skill required to pro- 
duce consistant bonds a re  listed among its drawbacks (ref. 83). As a result, this 
method does not appear to have widespread use, although parallel gap thermo-compress lsn 
bonding methods have been used extensively on beam leaded microwave devices (ref,  96). 
Schematic representation is shown in the sketch (Figure 8 ) . 
Soldering and adhesive joining: Soldering and adhesive bonding have both. been 
accomplished internally. Solders with which successful bonds have been made incilucle 
95%Pb-5%Sn and the eutectics of gold-silicon and gold-germanium. Gold-tin has been 
preplated on ceramic substrates and used a s  a precoated solder in the mounting of beam 
leaded transistors. Even conductive adhesives, such as  silver-filled epoxies, have 
been used to join beam leads to substrate circuitry. Judging from the available litern- 
ture, none of these methods a re  in widespread use. 
Laser bonding: Gagliano and Carr  (ref. 97) have applied bonding to beam lead 
devices with some success. Actual fusion of the metals, resulting in strong individwl 
bonds, is accomplished. The technique has the advantage of rapid simultaneous joining 
of all bonds but i s  apparently difficult to contro 1. It is  a technique which bears further 
consideration. 
Bugging. -- One of the advantages provided by beam lead constructron is the 
potential for mechanical isolation of the silicon device from thermally generated s t resses  
due to differential expansion between chip and substrate. In order to take advamtage 
this feature of the beam lead, care must be taken to preclude the possibility of applying 
tensile s t resses  to the beams. In the bonding of beam leads a compressive s t ress ,  
due to metal flow in the direction of the chip, tends to build up. This is relieved by the 
tendency of the chip to lift from the surface of the substrate. This flbugging" ( re f ,  88) 
causes the beams to bend slightly and reduces shear stresses a t  the joints and tensile 
forces in the beams during changing temperature conditions. Excessive bugging, how- 
ever, can cause peel forces to occur a t  the chip interface (ref. 25). This is particu- 
larly true where an insulating coating has been applied in the space between the bonded 
chip and the substrate. 
The optimum space between chip and substrate depends on the relative thermal 
coefficients of the silicon and substrate, dimensions of the chip and beams, and the ex- 
cursion in temperature expected. (Considerable tensile forces can be developed in 
beams a t  ordinary temperatures (ref. 98). The most desirable chip-to-substrate 
spacing seems to be of the order of 0.001 inch. 
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Figure 8. Parallel Gap Bonding on Beam Leads 
Bond Testing 
While the beam lead structure allows visual inspection of the bonded strueterre-- 
an important advantage over other flip chip methods--optical inspection alone is not 
considered entirely adequate for the detection of unbonded o r  poorly bonded beams (refs. 
84,85). Experience in these Laboratories has shown that in the case where systematic, 
i. e . ,  process o r  material related, bonding inhibition does not occur, poorly formed 
bonds a r e  to be found in isolated cases a t  random locations. These failures occur at a 
rate of less than 0.1% in properly controlled bonding operation. While not significant 
with single chip devices, the cost and reliability of multichip systems, where 100-200 
bonds can be present on a single substrate, can be seriously affected. 
The types of testing presently employed in beam lead bond testing a re  those 
primarily designed to detect systematic flaws in the process o r  material systems, 
Samples a r e  adequate for these tests,  which a r e  generally destructive and a r e  usuakSly 
designed to produce at least a quantitative figure of merit ,  if not recognizable mechan- 
ical data. These would include 90' peel (refs. 80, 85) ,  push off (ref. 67)  and a i r  b ins t  
(ref. 86). 
In the peel test the beams a re  bent up to 90' to the substrate surface, the silicon 
chip having been mechanically o r  chemically removed. An instrument, usually built ir l  
house, is used to grip the now free end of the bent beam and pull it in a direction nor- 
mal to the bond surface. The force required to either break the beam o r  the bond is 
noted, and this value divided by the width of the bonded area provides a measure 01 the 
bond quality. The instrument used in these Laboratories i s  shown in Figure 9 while 
Figure 10 depicts the condition of the beam leads a s  the test  i s  performed. However, the 
90' peel test is not a good indicator of overall bond strength since i t  i s  not partieultzrjly 
sensitive to the size of the bonded area. This is an important shortcoming with beam 
leads since misalignment of bonding tools o r  chips on substrates affects the total bond 
area and consequently the effective strength of the joint. The peel test ,  then, must be 
combined with optical bond area measurements to assure an adequate appraisal of the 
bond strength in practical beam lead structures. The bond shear test, in which 
axial tensile force i s  applied to the beam lead parallel to the bonding plane, i s  sensitive 
both to the quality of the bonding and the a rea  of the joint. In this regard, therefore, 
i t  is superior to the peel test. The chief difficulty here lies in the problem of providing 
adequate jigging for such small structures. Tests such as these a r e  valuable for moni- 
toring production bonding processes on a sample basis, set  up of bonding equ ipment 
and experimental evaluation involving bonding equipment, bonding processes md ma- 
terial  properties. The fact that this technique can provide strength distributions re- 
solved into standard s t ress  directions is particularly salutary in laboratory work, With 
good bonding, 90' peel strengths of the order of 4-6 lbs/in of joint width should be 
realized on evaporated o r  plated gold metallized substrates. Shear strengths of a joint 
with an a rea  of 9 x 10-6 ins2 should exceed the breaking strength of a beam of cross 
section 0.003 x 0.0005 inch. Other tests in common use, such as  the a i r  blast and 
push-off tests,  apply non-specific combinations of peel and shear s t resses  to all bonds 
simultaneously. With the a i r  blast test  an element of fatigue is introduced. In this test ,  
Figure 9. Peel Tester 
Figure 310, Substrate in Position for Bond Peel Test 
jets of compressed a i r  a r e  directed at the bonded device through a system of nozzles. 
By vertical oscillation of the nozzle arrangement, the entire chip can be caused to aX- 
ternately 1 ift and fall. The number of cycles which a bonded chip will withstand before 
the beams fail is  used a s  a measure of the integrity in the beam leads and bonds. ' f i e  
device has been used a s  a nondestructive screen (ref. 86) and appears to be part~cular-  
ly effective in detecting poorbonding o r  beam adhesion conditions. The test ,  when used 
with simultaneous optical o r  electrical tests,  may also be effective in the detection of 
randomly poor bonds. There is no evidence in the literature, however, that &is is 
practical; it is particularly questionable where the beams a re  short and thick, so that 
their stiffness effectively prevents the vertical motion of the chip which causes the beam 
stresses  required. 
As with the a i r  blast test, the "push-offn test applies a s t ress  to dl beams on 
a chip simultaneously. Here the beamed chip is bonded to a special, metallized suh- 
strate arranged such that a hole is in position under the bonded chip. Stress is spplled 
to the facedown surface of the chip by the action of a stylus passed through the bole, 
The force required to separate the chip from the surface of the substrate is measured 
and used a s  an indicator of bond quality. Obviously, the criteria for quality must re- 
flect the chip geometry and the number of beams involved. Such a test  is used on a 
sample basis in "Safeguard" a s  a bonding process control procedure. It is sensitive to 
the state of the bonding machinery, to the cleanliness of chips o r  substrate, and likeby 
also to the hardness of the metal members in the bonds. Again, push-off tests a r e  used 
to detect systematic variations in bond quality. Other tests a r e  concerned more with 
assuring the mechanical integrity of the chips themselves o r  the necessary ductility in 
the beams. 
Peel, tensile, buckle (resistance to axial load applied to outboard end of beam) 
and shear tests can be performed on the beams themselves and have been describecl in 
the literature (ref. 79). The prime purpose of such tests is to assure adequate adl-resion 
of the gold beams to the dielectric surface of the chips. Some typical values for these 
tests would be: 
(1) peel - 2-3 grams 
(2) buckle - 7-9 grams (room temperature) 
(3) shear - 32 -38 grams 
(4) tensile - 10-12 grams 
The important beam ductility can be tested by a beam bending test  described by Clark 
(ref. 68). Here, beams a r e  forced to bend away from the chip surface by means of an 
anvil, the requirements being that the beams bend before separation from the chip oe- 
curs and that no cracks o r  breaks occur in the bend. Beams which a re  hard have a 
tendency to crack o r  break in the bend o r  lift entirely from the chip without bending, 
Work done in these Laboratories (ref. 82) indicates that the microhardness 
may serve as  an indicator of ductility. The advantage to this non-destructive me(;hod 
is that it provides information on the quality of the plated beams a t  a time when material 
rework is still possible. While the exact relation of the microhardness and its causes 
to bond quality is still under investigation, gold beams with a microhardness less than 
70 VHN (5-10 gram load) appear to bond satisfactorily. 
An annealing effect appears to be normal on beam lead material after plating, 
On occasion, however, a lot is  recorded on which no softening takes place. This is 
thought to be connected with impurities in the gold plating bath, probably metallic. The 
normal behavior of plated beam material is shown in Figure 11. 
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Figure 11. Effect of Annealing on Micro-Hardness of Plated Beam Leads 
More recent work (ref. 85) indicates that a decrease in resistivity in the pla- 
ted metal may accompany the annealing. This offers further possibilities for the 
timely non-destructive indication of ductility in beam lead fabrication. 
While much work has been done in the testing of beam lead bonds, no complede- 
ly satisfactory method of individually and non-destructively testing bonded beams has 
been perfected. In spite of the techniques reported in the literature, the most prevalent, 
if somewhat inelegant, technique used for judging bond quality in the laboratory is  to 
probe each beam with a pointed stick, tweezer point o r  other suitably shaped stylus. 
Large-scale testing which can duplicate and quantiQ this suprisingly sensitive tech- 
nique has not been developed. 
The bonding qualities of the substrates have been treated in the literature (see 
metallization section). However, other properties of substrates and methods of testing 
them have not been extensively discussed. This i s  particularly true with respect to 
thiclr film materials. At present , those interested in high reliability devices seem to 
favor the more easily controlled topography, cleanliness and metal properties of sub- 
strates prepared using thin film (evaporation) techniques. It is likely that the rmdom 
bonding inhibition mentioned earlier can be traced, a t  least in part to random defieien- 
cies in the substrate materials. 
RE LLABILITY 
The amount of reliability data that has been published o r  that i s  available for 
beam leaded devices is limited. Considerable data a r e  being accumulated by m a ~ u -  
facturers for the "Sentineln program but these data a r e  presently not available for 
publication. 
Interpretation of the available data must be done with the thought that most of 
the testing was done with the intention of accelerating failure mechanisms which may be 
inherent in the beam lead process. In most cases the failure rates at  acceleratecl 
s t resses  a r e  used to quote a failure rate a t  another more normal s t ress  level. 
Semiconductors, in general, a r e  very reliable and with controlled processes 
and selective testing, can be made more reliable. The beam leaded and the face boacled 
devices a r e  shown to have maintained the high level of reliability of semicondue"crs. 
Minimizing a major failure mechanism of conventional devices, bonding defects, should 
result in a more reliable semiconductor product. It is estimated, based on the reduced 
number of bonds and probably due to improved quality of beam lead bonds, that the de- 
gree of improvement should be about an order of magnitude (ref. 99). 
The failure rate reported by R4DC (ref. 99) for bonds on conventional gold 
wire devices is 0.00012% per thousand hours and for aluminum wire devices is 0. 00006?lj 
per thousand hours. RADC estimates that face bond and beam lead devices anay improve 
the reliability by an order of magnitude. IBM (ref. 100) has established, during 1 0  bil- 
lion module hours of operation in the 360 computer, a failure rate of 0.003% per thou- 
sand hours, and 68% of the failures were due to bonds (0.0002% per thousand hours for 
their solder bonding with metal balls). More recent data (ref. 101) indicate that the 
failure rate may be a s  low as  0.00004% per 1000 hours. Fairchild, employing aluminum 
bumps to nickel and gold plated moly-manganese, has not had a failure with over a mil- 
lion hours of operation and storage (0.09% per thousand hours). Philco-Ford, employ- 
ing solder bumps, also has reported zero failures during 1.2 million hours of operation 
(0.08% per thousand hours). Hughes (ref. 102) has reported that they have achieved an 
order of magnitude improvement for bonding reliability (0.00001% per  thousand hours) 
employing flip chips. 
Beam lead devices are  manufactured without any noticeable deterioration of 
electrical chracteris t ics  when compared with conventional semiconductor devices, The 
beam lead technology is an asset to the electrical characteristics of some devices which 
a re  very surface sensitive, such as pnp and PJIOS, since the beams provide a shieMing 
effect which minimizes surface degradation. ?'The surface of the oxide becomes equi- 
potential and the effects of charges on the outer surface a re  nullified, causing no de- 
tectable shift in VF (forward voltage drop), IR (reverse current) , o r  BV (breakdown 
voltage) during 1500 hours at VR (reverse voltage) = 30V and ambient temperature of 
5 5 ' ~ ,  states J. E. Thomas Jr. and A. Esbitt (ref. 103). The titanium used in most sys-. 
tems enhances surface conditions by providing an interstitial gettering source (ref, bU4), 
High frequency capabilities of beam lead devices are equivalent to non-beam-lead 
devices. Parasitic capacitances in beam lead devices are  typical to those of conven- 
tional devices. If the silicon is isolated by selective etching, which is feasible for 
beam lead devices, it further reduces the capacitance coupling resulting in an iwprove- 
ment for switching speeds. 
Thermal resistance values for the beam lead devices are  equivalent to those ol 
similar conventional devices when the beam lead devices are  back side mounted or  when 
thermally conductive epoxy is applied properly. Thermal resistance of a beam lead dc- 
vice is a function of the width of the beams, source of heat and chip size (ref. 1.05). 
Many choices for metallization of beam leads a re  available (ref. 106) but daLa 
are  not available for all the systems. Four systems, for which reliability data on 
semiconductors was published and are  available, a re  the all aluminum, aluminum 
gold (GOAL), PtSi-Ti-Mo-Au, and PtSi-Ti-Pt-Au. 
Data for the all-aluminum beam lead industry are  very limited, but the all- 
aluminum metallization has been used by the industiy for many years and has proven 
veiy reliable. The all-aluminum systems main advantages are  that there will be l?o 
dissimilar metal problems on the chip and fabrication costs will be lowest. The in- 
herent stigma associated with the currently available conventional aluminum devices is  
still present, particularly aluminum migration and aluminum corrosion, but teclmiques 
have been developed and are  in use to minimize these problems. The mean-tinne-to- 
failure for aluminum film conductors conducting 1 x lo6 amperes per square centimeter 
at 175CC is about 1000 hours (sputtered aluminum) which is the shortest time for the 
four major metallizations. Thermal shock of aluminum beam leaded switching trmsis- 
tors from 100'C to -40°C was performed without noting any failures. Forty units were 
subjected to humidity life at 40°C and 90-95% relative humidity without failures to 
8000 hours. An operating life test at 85' c and 1 MHz has been performed for 250 hours 
without failure (ref. 106). 
A similar metallization system (GOAL) has been investigated. In this ease, 
however, glass is deposited and then windows a re  opened remote from the silicon eon- 
tact regions to the aluminum; Ti-Mo-Au is then used to form the beams and connected 
through the windows to the aluminum. The GOAL metallization is  being used to evaluate 
a multi-chip integrated circuit package (ref. 107). Forty-eight units were se- 
quentially submitted to 1-1/4 hours a t  450'6, temperature cycling (10 cycles E58'C h 
-65'C), thermal shock (5 cycles l00'C to o'c), and moisture resistance without any 
failures occurring. Forty-eight mi ts were sequentially submitted to 1-1/4 hours at 
450°C, shock (1500 G, 1/2 millisecond, fi ve blows in each plane), vibration fatigue 
(20 G, 32 hours each plane) vibration variable frequency (20G, 100-2000-100 H z ) ,  and 
constant acceleration (20kG) without a failure. Zero failures occurred after 48,000 
unit hours a t  200' C. One failure occurred after 48,000 unit hours operating life at 
20 MHz. 
The PtSi-Ti-Mo-Au metallization systems main advantages are: 
(1) The gettering effect of titanium which improves surface stability and 
the quality of the junctions. 
(2) The stability of the metallization resistance to 4 5 0 ' ~ .  
(3) The high mean-time-to-failure of the metallization. 
(4) The ability to penetrate into the silicon for ohmic contact. 
(5) The resistance to deterioration in adverse environments when 
Mo, which is susceptible to corrosion at high humidities, is  
protected. 
The empirically determined mean-time-to-failure for Mo-Au meta.llizatisn 
conducting 1 x lo6 amperes per square centimeter is 42 times greater than that for spud- 
tered aluminum o r  42,000 hours a t  1 7 5 ' ~  (ref.  106). Life and design studies have been 
performed on several thousand bipolar devices. Failure rates,  on these unscreened 
devices, a s  determined by employing the NASA Microelectronics Device Data Hand- 
book, were classified between "very good and excellent. " 
The failure rate was 0.02% per thousand hours (MTBF = 5 x lo6 hours) at a 
GO% confidence level which it is  estimated, would result in a best failure rate in the 
range of 0.002-0.0002% per thousand hours (MTBF = lo8) if the semiconductors had 
been prescreened. This metallurgical system was compared with the Bell Laborabry 
metallurgical system as  part  of an RADC contract (ref. 85) and no significant differences 
were discovered for mechanical or  environmental failure rates although some failure 
modes were different. The following bond failure rates were determined for tests per- 
formed per MIL-STD-883: 
(1) Vibration, method 2005A - 0.018% 
(2) Mechanical shock, method 2002B - 0.036%(5 pulses, 'ill plane; 
(3) Temperature cycling, method lOlOB - 0.006% (5 cycles) 
(4) Thermal shock, method lOlOF - 0.013% (1 cycle) 
Bond peel strengths were similar a t  about 3.1 g. 
The PtSi-Ti-Pt-Au metallization system of Bell Laboratories is the most 
commonly used by beam lead manufacturers. Its main advantages a r e  the gettering 
effect of titanium which will improve surface stability and the quality of the junctions, 
the ability to penetrate into the silicon for ohmic contact, the resistance to deterioration 
in adverse environments, and i t  was the f i rs t  system used to manufacture beam lead 
devices. Life and design studies have been performed by Bell Telephone Laboratories 
and reported by D, S. Peck (ref. 108) and M. Eleftherion, F. Schneider and W, Wanesky 
(ref. 84) and their applications in systems were reported by J. Aeosta (ref. log),  The 
observed failure rate in operation has been found to be less than 0.0015% per thousand 
hours of which only two failures were reported and neither was positively traced to 
metallization problems. 
It has been reported that beam leaded devices were centrifuged to 200,000 G 
without any failures (ref. 92). Other accelerated s t resses  further confirm the reliability 
of beam leaded devices (ref. 108 ) , e. g. , 
(1) 10,000 hours a t  250' c - No surface degradation 
(2) Storage a t  3 0 0 ' ~  with reverse bias - MTBF = 10,000 hours 
(3) 95' c , 90-95% RH - MTBF = 10,000 hours 
(4) Storage a t  3 0 0 ' ~  - MTBF = 10,000 to 100,008 hours 
MECUNICA L DESIGN CONSIDERATIONS 
Thermal Resistance 
Some criticism has been aimed a t  the beam lead concept with respect to its 
capability to dissipate heat. Without some precautions the heat dissipation is not only 
likely to be inadequate, but may be so limited that the device will not function correctly. 
In a normally bonded beam lead chip practically all  the heat is removed by conduction 
along the beams to the substrate. This can result in a thermal resistance much higher 
than that of a conventionally mounted chip. However, there a r e  several fabrication 
techniques which may result in chips with thermal resistances a s  much a s  30% lower 
than the conventional unit. 
Several papers (refs .25,105,110) have examined the thermal resistance of a 
beam lead chip with respect to various geometrical specifications and in particular with 
the use of epoxy o r  similar conducting coatilzgs. GTE Laboratories has been able to &- 
tain in some cases greater reductions in thermal resistance (Figure 12) than those qiuoted 
in these papers by selection of the epoxy, minimizing the separation between the chip 
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Figure 12. Thermal Characteristic, SG140, Clocked Quad Gate 
and the substrate and filling the remaining gap with a homogeneous layer of epoxy, The 
latter is best accomplished by placing the coated device into a vacuum chamber. The 
thermal resistance can be fur"cPler reduced by backside mounting the chip, as  is  done in 
conventional assembly, and then bonding the beam down to the substrate (ref. 88). This 
has been done a t  our Laboratories using 0.002 inch thick chips and 0.006 inch long beams 
without any significant problems. It should be noted, however, that unless steps are  
taken to remove the refractory metals from the back surface of the beam, the bond will 
no longer be gold-to-gold. This is covered in the standardization recommendatioias, al- 
though no specification for a longer beam for face-up bonding is  noted. Whether or nod 
this is a necessity has yet to be established. 
An additional rather novel idea for removing heat from the beam lead chip has 
been suggested by Naylor (ref. 98). This involves the use of a heat spreader. A teeh- 
nique such as this is of course relatively expensive, but it  does indicate ways in which 
the high thermal resistance of a basic beam lead chip can be reduced. 
Proper design considerations of the basic chip can reduce thermal resistance 
as shown by Naylor (ref. 98). The thickness of the chip, the number of beams, and the 
placement and area of the major heat generating components are  important. Naylor has 
shown that over a given range the thermal resistance can be reduced by a factor of three 
by increasing the radius of the heat source by a factor of three. He also shows that 
thinning the chip below 0.005 inch begins to increase the thermal resistance signifieandl) . 
This, however, depends on how heat is being removed from the back surface, If some 
form of heat sink exists on the back of the chip the reverse relation may result. 
Hardwick (ref. 105) has shown that the number and dimensions of the beams e m  
significantly affect thermal resistance. Below eight leads the change is  important, be- 
yond that the change becomes quite small. However, even these data have to be qualified 
by the size of the chip and the position and size of the heat source. The width and thick- 
ness of the beams over the range considered practical for other reasons does not signi- 
ficantly affect thermal resistance, except where the latter is  very high (over 200' C/watL). 
No actual values of thermal resistance have been quoted here except as shown 
in Figurel2, It is  clear from the above discussion that a vast number of conditions can 
affect the thermal resistance, in addition to device type and the method of packaging. To 
specify a value would be meaningless without complete documentation of the specific ease 
under consideration. 
Dimensional Standardization and Recommendations 
It is desirable for several reasons to attempt to standardize as far as  possible 
the dimensional structure of the beam lead chip. The three major reasons are: 
(1) To have a regular chip size, beam width and spacing and beam 
length in order that the number and form of metallization 
patterns on the substrate can be minimized and also that direct 
replacement of units from different sources is possible. 
(2) To define geometrical specifications such that a degree of chip 
quality can be guaranteed and that, chip to chip, a given se t  oB: 
handling and assembly procedures will be compatible. Examples 
of these items a r e  beam thickness and beam anchor area to the chip. 
( 3 )  To detail both mechanical and geometrical conditions in order to 
optimize both thermal and electrical resistances. Included in 
this area might be standards aimed at making the beams equally 
bondable, since differences in the type of metal used and even the 
hardness of the same metals may necessitate the use of different 
bonding techniques from chip to chip. 
Chip outline. -- Several attempts have been made already in the industry to 
standardize the outline of beam lead chips. Obviously, i t  is impossible to have one 
configuration for all  devices, and therefore al l  the attempts have revolved around a 
formula o r  pattern to take into account the size of chips and the number of beams. The 
ELA approach initially involved the use of a formula to determine outline standards; GTE 
Laboratories, a s  part of their effort on a Multichip Contract for WPAFB, developed a 
set  of standards that went further toward defining a recommended outline (ref,  107). More 
recently Texas Instruments established a ser ies  of outlines for beam lead chips based on 
the number of beams. In our view, with minor modification, this is the best set of 
standards to date. An example of a typical outline is shown in Figure 13, the beam dirnen- 
sions and spacings a re  the same on all  chip sizes. It is  recommended that the chips be 
within 0.005 of being square, that beams extend outward on all four sides and that the 
number of beams on each side differ by no more than one. The basic specifications on 
chip outline a r e  contained in Table 10. 
Other geometry factors. -- Other factors which a re  presented in items 12) 
and (3) above, and which a re  included in Table 10 and Figure 14, cover details of the 
configuration of the beam area over the chip and the passivation film overlap. The Istter 
is used to prevent electrical shorting to the silicon substrate a s  a result of misalignment 
o r  over-etching in the processing operations. The specifications covering the anchor 
area of the beam on the chip a r e  aimed at obtaining a sufficient strength of attachment o l  
the beam to the chip. It i s  assumed that the interface bonds between the various metal 
layers used, between the initial metal layer and the passivation layer and between the 
passivation layer and the silicon a re  satisfactory. These latter conditions a r e  determined 
by in-process quality control tests. 
Other standards activity. -- Other standards activity i s  currently being con- 
sidered by S. A. E. Committee G-8, on Electronic Interconnection Techniques and 
Packaging. This group, composed of members from various semiconductor manufaetrr~-- 
e r s ,  is  h the initial stages of preparing working and inspection standards for the bonding 
of beam leaded devices. Their work has only started, but i t  is of interest to be aware of 
such activity. 
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Figure 13. Suggested Geometrical Outline for a 14 Lead Beam-Lead Chip 
TABLE 10 
A LIST OF SPECIFIC RECOMMENDATIONS IS OUTLINED BELOW: 
RECOMMENDATION 
1. All chips should have a corner beam having 
a distinctive shape indicating the No. 1 o r  
A lead, o r  on the side on which this lead is 
situated if i t  i s  not a corner beam. 
2. Center to center spacing of adjacent beams 
on the same chip should be 10 mils o r  a 
multiple of 10 mils. 
3. Exposed beam length from edge of excess 
passivation film 5 mils rt 0.5 mil. 
4. Projection of excess passivation beyond 
the silicon edge should be 0.5 to 1.0 mil. 
5. Width of beam should be ideally 3 mils,  
although beams a s  narrow as 2 mils and a s  
wide a s  4 mils have been used successfully. 
6 .  Beam on one side of chip should be exactly 
opposite a space on the opposite side of the 
chip. 
7. Design thicliness of beam should be 0.5 
mil + 0.2 mil. 
8. Beam anchor width on chip should be a 
minimum of 5 mils commencing at the 
excess passivation edge and continuing 
back on the chip. * 
9. Beam anchor depth from the edge of the 
silicon should be a minimum of 2.5 mils. 
10. Beam anchor a rea  should be a t  least 
10-5 in. 2 , in the event that one of the 
above conditions cannot quite be met. 
REASON 
Ensures the correct alignment of chip 
when face down and easy identification 
of specific leads. 
Minimum separation presently easily 
achievable with interdigiktisn and 
adequate beam spacing on both the 
chip and substrate (including thick 
film). 
Adequate length for bonding while mini- 
mizing the use of silicon "real estate, " 
Protects against beam shorting do silicon 
a s  it passes over the chip edge. 
Adequate width for bonding m d  heat re- 
moval while allowing recommended 
beam spacing. 
Allows for interdigitatiom of beams on 
adjacent chips. 
Adequate minimum for bonding and re- 
moval of heat, while allowing serne 
flexibility. 
This item*, a s  well a s  the nexttwo, haw 
been found to greatly increase the re- 
liability of the bond between the bcam 
and the chip. Any sigjnifieant reduet io~~ 
in the dimensions below that recommended 
can result in a degradation of the beam 
peel o r  pull strength even if the inter- 
face bond strength is normal, iiracreasing 
the dimensions does not s i w i f i ~ m t l y  
increase the peel o r  pull streng% be- 
cause the failure then appears elsewhere, 
*The larger anchor areas reduce the detrimental effects of undercutting of the 
adhesive metal layers and enables a larger peel strength to be obtained. 
TABLE 10 (Continued) 
11. Exposed beam area to be metallurgically 
identical on top and bottom faces of the 
beams. 
12. Chip thickness should be either 2 mils o r  
5 mils (not 2 to 5 mils). 
13. Minimum distance of a beam from a corner 
of the chip should be 1.0 mil. 
14. If the beam configuration results in an odd 
number of beams on one side of the chip 
and an even number on the opposite side, 
the middle beam on the odd numbered 
side should lie on the center line of the chip. 
If there a re  an equal number of beams on 
opposite sides of the chip, the beams near- 
est to the center line on each side of the 
chip should be equally spaced from the 
center line (i. e. , one quarter of the beam 
spacing). 
15. Chips should have a type code which can 
be read while the chip is face down. 
This facilitates bonding either face-up 
o r  face-down. The former being used 
to decrease thermal and/or electrical 
resistance. 
A large difference in chip thickness 
presents problems in automating 
handling and requires a different 
process mask. However, manu- 
facturing methods may require 
either a thick o r  thin chip. 
To avoid the weakening of a beam by its 
"falling offw a t  a corner as a result of 
misalignment o r  over-etching of the 
silicon. 
This is required to standardize the beam 
locations with respect to the silicon edge 
and also allows the relatively simple 
design of a master substrate layout 
that can receive many chip sizes. 
Specifically, it locates the "Xu axis 
beams with the "YW axis beams, 
Since the beam lead chip is  generally 
face down, this greatly simplifees idea- 
tification. With a < 100) crystal orien- 
tation etching a code into the backside 
of the chip during the separation etch 
is very straightforward. 
Isolation Diffusion 
Figure 14, Proposed Geonletsieal Layout for Beam Lead Devices Showing 
Anchor Design and Zaterdigitatioa Tolevaaces 
SUMMARY AND CONCLUSIONS 
Introduction 
The recommendations here presented will point out those areas  in which ad- 
vancements have been made to insure a reproducible technology and an improvement in 
integrated circuit reliability. In some cases several processes o r  materials have been 
studied extensively and little difference can be seen to establish more than an arbntrary 
choice. This section is also presented to establish those areas  where the state of the 
a r t  can be advanced by further development efforts. 
Passi vation 
In the important reliability area of junction surface passivation the following 
is recommended: 
(1) Use of silicon nitride over conventional silicon dioxide diffusion 
masked integrated circuit structures. 
(2) Use of silicon nitride over clean oxide is recommended in beam 
lead MOS circuits. 
(3) Best quality silicon nitride obtained by synthesis of silane and 
ammonia o r  silicon tetrachloride and ammonia at  temperatures 
of 750-900' C. 
Metallurgy 
The ultimate reliability of the beam lead system is dependent on the materials 
and processes used in depositing the metallurgy for the contact and interconnects re- 
quired. The major recommendations a r e  presented in the following subsections. 
Ohmic contacts. -- 
(1) Platinum with the formation of an intermetallic silicide (P%Si5) is 
a low resistance contact to silicon. It  is a direct replacement for the 
aluminum ohmic contact and does not suffer from spike alloying and 
electron migration a t  high current densities as  does aluminum. 
(2) Aluminum contacts can be used where the addition of beam leads to 
standard IC chips is desired. In these cases the deposition of a glass 
layer over the aluminum is necessary. 
Bonding and barr ier  metallurffy. -- The important criteria for the interface 
metals is to obtain good adherence to silicon nitride o r  silicon dioxide, and to act as  a 
conductive layer-diffusion barr ier  for the plated beam material. Except in the ease of 
aluminum beam leads, the above criteria a r e  best satisfied by the use of two metals: 
(1) A reactive one for beam adherence, and (2) a barr ier  metal to act also as  a eon- 
ductive metal for plating. The recommendations on these materials a r e  as  fok>lBows: 
(1) Titanium is a reactive metal which has good adhesion to dielectrics 
such a s  silicon nitride, silicon dioxide o r  alumina. It has been used ex- 
tensively for beam adherence and shows no major reliability problems. 
As is the case for any reactive metal, corrosion and lateral etching 
difficulties can occur. This has been minimized by use of a thin 
layer of titanium (<I000 A ) .  
(2) Of the studied materials that can be used as  the beam lead barr ier  
metal, platinum and palladium have the properties of corrosion 
resistance, low diffusivity to gold, and high conductivity with ease 
of plating. 
(3) Molybdenum has proved to be an effective barr ier  material and is 
recommended for those applications where it can be protected from 
moist ambients by hermetic packaging. 
Beam metal. -- A gold-based system would be the recommended meta l lura  
used for the beam metal. Since the beam metal is relatively thick, it is in most ia- 
stances electroplated. Aluminum is the only single metal conductor that combines low 
contact resistance, adhesion to silicon o r  dielectrics, and good conduction properties. 
A gold-base metallization system has increased reliability specifically in corrosion 
resistance, high current carrying capability, reliability, and ease of bonding. It i s  
for these reasons the gold plated beam interconnect system is recommended for high 
reliability over aluminum. 
Substrates 
(1) Of the wide variety of materials that can be used for chip mounthg 
substrates, the high alumina ceramics have the best combination of 
properties for high reliability bonding of chips. Ceramic substrates 
have temperature stability over a wide temperature range, and can. 
easily be processed with conductor patterns by use of screen and 
fired decal mounting o r  by evaporation and photoresist techniques. 
The ceramic materials also have thermal conductance advantages 
over glasses o r  organic substrates. 
(2) Conductor materials for substrate fabrication should have properties 
similar to the beams themselves. Since the beams a re  gold-based 
materials, the substrate metallization in most cases will also be gold 
based. The conductor, gold, will have an adhesive metal such a s  ti- 
tanium deposited initially, and for increased reliability, especially 
when exposed to wet ambients and high temperatures for long periods, 
a barr ier  metal such a s  palladium should also be used. 
Processes 
(1) All metals can be deposited by sputtering o r  electron beam evaporation. 
We have found sputtering to be a preferred technique since more repro- 
ducible adhesion of metal is obtained. In the case of palladium it can be 
conventionally evaporated, minimizing interface state problems in low 
threshold MOS devices. 
(2) Metal definition is accomplished by either sputter etching o r  
chemical etching. Sputter etching produces better definition, 
while chemical etching is somewhat less complex with little set  
up of capital equipment. 
(3) Gold-beam plating i s  best processed using a pure (24 K) bath, and 
i t  is  our recommendation that i t  i s  an acid bath. Procedures to 
minimize organic and heavy metal build up, which reduce ductility 
of beams and cause bonding and handling failures, a r e  essential. 
Bonding 
Since bonding i s  made between a gold plated beam and a gold conductive pad on 
its mating substrate, any number of techniques would appear to assure high yield and 
reliable bonding. The most widely used technique is thermo-compression bonding ad 
temperatures of 250-350°C using a wobble tool o r  a force tool with a compliant media. 
Consequently, either of these thermo-compression techniques is recommended based on 
the considerations outlined below. 
(1) Of the techniques used in bonding, thermo-compression wobble 
tool bonding has had the widest acceptance and development effort, 
It has proven to be a reliable technique of bonding. This technique 
has some shortcomings in that deformation of beams cannot be 
tightly controlled and in some cases this causes excessive bugging. 
This deformation puts restraints on the spacing of leads in chip 
layout of complex circuits such a s  MOS LSI. 
(2) Compliant bonding has advantages over wobble bonding in that i t  
reduces lateral deformation of the beams and intimately contacts 
beam to substrate conductors even when there a r e  differences in 
height. This technique suffers from the more complex set  up and 
alignment of compliant film (usually aluminum) along with the usual 
chips and tool alignment to the substrate. Any microbridge system 
where crossovers a r e  formed close to bonding pads could not be 
used with compliant bonding due to the large a rea  needed for the 
compliant material. 
Major Future Development Areas 
(1) Development work should be pursued to improve handling assembly 
and packaging of devices. In order for beam lead chips to be more 
reliably mounted, the techniques of (1) chip transfer, (2) bonding, 
and (3) package fabrication have to be refined and made more 
automated and thus more reliable. Although a great deal of work 
has been accomplished in beam lead technology a s  regards device 
fabrication, extensive use of beam leads in the future will depend 
directly on handling, bonding and packaging in a reliable automated 
process. 
(2) Although most of the beam lead studies pursued to date use titmiurn 
as  the adhesive metal, further work should be pursued to compare 
titanium reliability with other metals (such a s  hafnium, chromitnm , etc . ) 
to insure an optimized beam lead metallurgical reliability. 
(3) Although accelerated life studies indicate an improved reliability 
of beam lead devices over conventional devices, the available 
data is not sufficient to be conclusive. Further studies should be 
carried out to establish the ultimate reliability of these systems, 
These systems (e. g., Ti-Pt-Au, Ti-Pd-Au, Ti-Mo-Au) a r e  poten- 
tially susceptible to interdiffusion problems not present in a single 
metal interconnect system. 
(4) Continued studies should be carried out to improve both bipolar 
and MOS device radiation resistance. This is particularly true 
for beam lead devices since the metallurgical differences from 
conventional aluminum metal circuits may further complicate 
the attempts to improve reliability when exposed to a variety of 
radiation levels and types. 
(5) Palladium shows promise a s  a substitute for platinum a s  both a 
contact and barr ier  metal. It is  particularly attractive for 
IGFET's since it can be evaporated using a conventionally heated 
coil o r  boat. It is recommended that further development be 
carried on to establish failure modes in operating life by 
substituting palladium for platinum in beam lead circuits. 
(6)  Further development efforts be continued in the use of aluminum 
oxide over silicon dioxide. This system is particularly suited 
to low threshold voltage IGFETs and is also an effective barrier 
to diffusion of impurities such as  sodium, potasium and copper. 
(7) Study further and improve the chemical interface properties of 
silicon nitride, silicon dioxide to minimize metal deposition 
shadowing and metal removal shorting at the silicon nitride 
silicon oxide steps. 
(8) The compliant bonding technique is one in which further develop- 
ment in tool design with simplification of alignment will advance 
the state of the a r t  -- especially when more complex chips are  used. 
It also minimizes the constraints on the substrate topography. 
Further studies using ultrasonic wobble tool bonding will advance 
the state of the a r t  in aluminum lead bonding and also give insight 
concerning its effect on conventional gold-based beam lead bonding, 
Gold beam thermo-compression bonding is highly reliable but does 
suffer from low (<I%) bond failure due to gold hardness o r  con- 
tamination of surfaces. Ultrasonic bonding has not been studied 
sufficiently to establish whether it can improve the bonding re- 
liability over thermo-compression techniques. 
(9) In the matter of bond testing, no completely satisfactory non- 
destructive test method exists for establishing the strength of 
beam lead bonds. Such a test when, and if, combined with the 
idea of prestressing beam lead joints would be a welcome asset 
in improving bond reliability and reducing inspection costs in 
high reliability work. 
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